fish fry
Subscribe Now

Bringing Flexy Back

Molex and the Connectors of Tomorrow

They’re super important, and every design needs them, but let’s face it – connectors have gotten a bad rap for being a bit boring. In this week’s Fish Fry, we explore the multi-faceted world of connectors and cables – where signal integrity rules the roost and multi-gigbit SerDes is king. My guest is Joe Dambach (Molex) and we discuss how Molex is using correlated models to solve today’s signal integrity and high-speed serial design challenges, how datacenters are changing the face of connector and cable technology, and why connectors and cables aren’t as boring as we once thought they were. Also this week, we look into this week’s hottest rumor swirling around the EE halls: Will Intel buy Altera?

 

 

Download this episode (right click and save)

Links for April 3, 2015

Feature Article by Kevin Morris and Bruce Kleinman: Intel Plus Altera – What Would it Mean?

Feature Article by Kevin Morris: When Intel Buys Altera – Will FPGAs Take Over the Data Center?

More information about Molex

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...