EEJournal

fish fry
Subscribe Now
March 27, 2015

All Modules All the Time

Microchip Takes LoRa and Motion Detection by Storm
by Amelia Dalton

One of the biggest challenges in IoT communications is distance. In this week’s Fish Fry, we examine a new communications technology called LoRa. Tyler Smith (Microchip Technology) is here to tell us how it can be used, where it is best suited for implementation, and how LoRa could change the future of IoT communications. Also this week, we look into the details of a new motion detection module that packs a big ol’ punch by combining a powerful motion co-processor with 9-axis sensors (including an accelerometer, a magnetometer, and a gyroscope) all in an itty-bitty package. 


 

Download this episode (right click and save)

Links for March 27, 2015

Microchip’s New Motion Module Makes Motion Monitoring Easy

Microchip LoRa™ Technology Wireless Module Enables IoT; First Module for Ultra Long-Range and Low-Power Network Standard

New Episode of Chalk Talk: Massive DDR4 Memory Bandwidth with Xilinx UltraScale FPGAs

Leave a Reply

featured blogs
Mixed Order Mesh Curving: When Solution Accuracy Cannot Be Compromised!
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
More from Cadence...
The Importance of Memory Architecture for AI SoCs
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
More from Synopsys...
A Haunting World Underwater
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....
More from Max's Cool Beans...

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Must be Thin to Fit: µModule Regulators
Sponsored by Mouser Electronics and Analog Devices
In this episode of Chalk Talk, Amelia Dalton and Younes Salami from Analog Devices explore the benefits and restrictions of Analog Devices µModule regulators. They examine how these µModule regulators can declutter PCB area and increase the system performance of your next design, and the variety of options that Analog Devices offers within their Ultrathin µModule® regulator product portfolio.
Click here for more information about Analog Devices Inc. LTM46xx µModule Regulators
Dec 5, 2023
675 views