fish fry
Subscribe Now

In It to Win It

Achronix Takes Speedster to Production Prime Time

The green flag dropped long ago. The pole-sitters have put the pedal to the metal on their high-octane beasts and vanished around the bend. Circling the course, the leaders of the pack fly ahead, their eyes fixed on the twists and turns of smaller and smaller geometries, without even a glance into the rearview. Don’t look now! A dark horse is coming up quickly and quietly, stealthily stalking both leaders, attacking their most profitable lines. The programmable logic race has been ruled by a duopoly for years, but now an up-an-comer looks to change the race – once and for all. My guest this week is Robert Blake (CEO – Achronix) and Robert is here to discuss how Achronix is speeding ahead to full volume production, why (sometimes) it’s best to buy and not invent new parts for their FPGA engine, and what it’s like to be a pilot in the Bay Area.


 

Download this episode (right click and save)

Links for February 27, 2015

Achronix Announces Production Availability of Speedster22i Product Family

More information about Achronix

A high-tech appliance that uses facial recognition to 3D print flapjacks with custom faces

More information about Kinneir Dufort

 

 

 

Leave a Reply

featured blogs
Dec 4, 2023
The OrCAD X and Allegro X 23.1 release comes with a brand-new content delivery application called Cadence Doc Assistant, shortened to Doc Assistant, the next-gen app for content searching, navigation, and presentation. Doc Assistant, with its simplified content classification...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Introduction to Bare Metal AVR Programming
Sponsored by Mouser Electronics and Microchip
Bare metal AVR programming is a great way to write code that is compact, efficient, and easy to maintain. In this episode of Chalk Talk, Ross Satchell from Microchip and I dig into the details of bare metal AVR programming. They take a closer look at the steps involved in this kind of programming, how bare metal compares with other embedded programming options and how you can get started using bare metal AVR programming in your next design.
Jan 25, 2023
37,328 views