EEJournal

fish fry
Subscribe Now
February 27, 2015

In It to Win It

Achronix Takes Speedster to Production Prime Time
by Amelia Dalton

The green flag dropped long ago. The pole-sitters have put the pedal to the metal on their high-octane beasts and vanished around the bend. Circling the course, the leaders of the pack fly ahead, their eyes fixed on the twists and turns of smaller and smaller geometries, without even a glance into the rearview. Don’t look now! A dark horse is coming up quickly and quietly, stealthily stalking both leaders, attacking their most profitable lines. The programmable logic race has been ruled by a duopoly for years, but now an up-an-comer looks to change the race – once and for all. My guest this week is Robert Blake (CEO – Achronix) and Robert is here to discuss how Achronix is speeding ahead to full volume production, why (sometimes) it’s best to buy and not invent new parts for their FPGA engine, and what it’s like to be a pilot in the Bay Area.


 

Download this episode (right click and save)

Links for February 27, 2015

Achronix Announces Production Availability of Speedster22i Product Family

More information about Achronix

A high-tech appliance that uses facial recognition to 3D print flapjacks with custom faces

More information about Kinneir Dufort

 

 

 

Leave a Reply

featured blogs
Sharing an Ice Cream Sundae with John Cleese
Dec 3, 2021
Believe it or not, I ran into John (he told me I could call him that) at a small café just a couple of evenings ago as I pen these words....
More from Max's Cool Beans...
DAC Preview
Dec 3, 2021
The annual Design Automation Conference (DAC) is coming up December 5th to 9th, next week. It is in-person in San Francisco's Moscone Center West. It will be available virtually from December... [[ Click on the title to access the full blog on the Cadence Community site...
More from Cadence...
Q&A with Mariya Braylovska, R&D Director, on the Joy of Solving Technical Challenges with a Smart Team
Dec 1, 2021
We discuss semiconductor lithography and the importance of women in engineering with Mariya Braylovska, Director of R&D for Custom Design & Manufacturing. The post Q&A with Mariya Braylovska, R&D Director, on the Joy of Solving Technical Challenges with a...
More from Synopsys...
We Hope to See You at Intel® FPGA Technology Day 2021
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...
More from Intel...

featured video

Emulation and Prototyping to Accelerate Your Product Development Process

Sponsored by Cadence Design Systems

Validate your most sophisticated SoC designs before silicon and stay on schedule. Full system verification and early software development is possible with Cadence Palladium and Protium Dynamic Duo for IP/SoC verification, hardware and software regressions, full system verification, and early software development.

Click here for more information about Emulation and Prototyping from Cadence Design Systems

featured paper

Extending Battery Life in Medical Wearable Devices

Sponsored by Analog Devices

Portable medical equipment requires both long battery life and small form factor to ensure successful patient use and positive medical outcomes. ADI’s MAX16164, nanoPower on/off controller, addresses both longevity and portability while offering design flexibility with programmable sleep time.

Click to read more

featured chalk talk

Machine-Learning Optimized Chip Design -- Cadence Design Systems

Sponsored by Cadence Design Systems

New applications and technology are driving demand for even more compute and functionality in the devices we use every day. System on chip (SoC) designs are quickly migrating to new process nodes, and rapidly growing in size and complexity. In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalfe about how machine learning combined with distributed computing offers new capabilities to automate and scale RTL to GDS chip implementation flows, enabling design teams to support more, and increasingly complex, SoC projects.

Click here for more information about Cerebrus Intelligent Chip Explorer