fish fry
Subscribe Now

One Drone to Rule Them All

The ZANO Drone Flying High with a Little Help from xPico WiFi

Buckle your seatbelt, make sure your tray table is stowed, and be sure you’ve read our helpful in-flight safety pamphlet – because we’re taking flight! This week’s Fish Fry is about the tiniest drone this side of CES – the ZANO nano drone. My guest is Keith Chu (Lantronix) and we’re getting into the WiFi-enabled guts of this itty-bitty WiFi controlled nano drone. (Spoiler Alert: You fly it with your smart phone!) Also this week, we’re checking out a new quadcopter that would make Han Solo proud, and looking into how you can leverage the power of Simulink and MATLAB in your next SoC/FPGA design.


 

Download this episode (right click and save)

Links for February 6, 2015

Torquing Group Taps Lantronix xPico Wi-Fi Embedded IoT Enabling Solution to Help Aerial Nano Drone Fly at CES 2015

More information about Lantronix

RC Millennium Falcon – First mission video 

More Quadcopter videos from Oliver C

New Episode of Chalk Talk – Model-Based Design for Xilinx Zynq & Altera SoC Devices

Leave a Reply

featured blogs
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

VITA RF Product Portfolio: Enabling An OpenVPX World
Interoperability is a very valuable aspect of military and aerospace electronic designs and is a cornerstone to VITA, OpenVPX and SOSA. In this episode of Chalk Talk, Amelia Dalton and Eddie Alexander from Amphenol SV explore Amphenol SV’s portfolio of VITA RF solutions. They also examine the role that SOSA plays in the development of military and aerospace systems and how you can utilize Amphenol SV’s VITA RF solutions in your next design.
Oct 25, 2023
5,407 views