EEJournal

fish fry
Subscribe Now
December 19, 2014

What You Call EDA, I Call IP

EDA Past, Present, and Future with Lucio Lanza
by Amelia Dalton

He’s toiled at this project for years – dreamt about it, laid awake at night thinking about it, and even built a lab in his basement to test it. Eventually he brought in friends (from work mostly) to fill in the missing pieces, and before he knew it they really had something. We all know this story. It has played out time and time again. It’s the story of the startup, and today’s Fish Fry celebrates the men and women who work every day with innovation in their hearts and minds. My distinguished guest is Lucio Lanza, an EDA mentor, venture capitalist, and believer in startup innovation. Lucio is here to explain why funding startups is so crucial in today’s EE ecosystem and where he thinks EDA is headed in the future. Also this week, we check out a brand new way to get that semiconductor quote you’ve been looking for without giving you a headache or breaking your fax machine.

 

 

Download this episode (right click and save)

Links for December 19, 2014

EDA Industry to Recognize Dr. Lucio Lanza With the Phil Kaufman Award at ICCAD 2014

New Episode of On the Scene: Almost-Instant Semi Quotes with eSilicon

Leave a Reply

featured blogs
Just What Is Democratized Design Anyway?
Nov 30, 2021
Explore the history of the chip design process, from the days of Integrated Device Manufacturers (IDMs) to EDA tools and today's era of democratized design. The post Just What Is Democratized Design Anyway? appeared first on From Silicon To Software....
More from Synopsys...
IC Packagers: Creating and Using Non-rounded Via Stacks in Package Designs
Nov 30, 2021
The demand for smaller electronics devices can be achieved by high-density layers in multi-layer build-up substrates or multi-layered printed circuit boards (PCB). Vias are essential in the design... [[ Click on the title to access the full blog on the Cadence Community site...
More from Cadence...
Groping for Le Mot Juste
Nov 29, 2021
Tell me if you've heard this before, but I'm looking for a Nordic word that has a sufficiently amorphous gestalt to make it confusing to explain in Norwegian....
More from Max's Cool Beans...
We Hope to See You at Intel® FPGA Technology Day 2021
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...
More from Intel...

featured video

Integrity 3D-IC: Industry’s First Fully Integrated 3D-IC Platform

Sponsored by Cadence Design Systems

3D stacking of ICs is emerging as a preferred solution for chip designers facing a slowdown in Moore’s Law and the rising costs of advanced nodes. However, chip stacking creates new complexities, with extra considerations required for the mechanical, electrical, and thermal aspects of the whole stacked system. Watch this video for an overview of Cadence® Integrity™ 3D-IC, a comprehensive platform for 3D planning, implementation, and system analysis, enabling system-driven PPA for multi-chiplet designs.

Click here for more information

featured paper

Enabling Industry 4.0 with Low Power, Secure & Reliable Microcontrollers

Sponsored by Maxim Integrated (now part of Analog Devices)

With the manufacturing and industrial markets becoming smarter and marching towards Industry 4.0, the newest Ultra Low Power & Secure Microcontrollers become an essential part of achieving the fastest, most secure, and highest reliability designs for these markets. Maxim's portfolio of MCUs are offered in a variety of low complexity packaging options, with the latest security features, Error Correcting Code on memories, and many other features which help designers make the most out of their products.

Click to read more

featured chalk talk

10X Faster Analog Simulation with PrimeSim Continuum

Sponsored by Synopsys

IC design has come a very long way in a short amount of time. Today, our SoC designs frequently include integrated analog, 100+ Gigabit data rates and 3D stacked DRAM integrated into our SoCs on interposers. In order to keep our heads above water in all of this IC complexity, we need a unified circuit simulation workflow and a fast signoff SPICE and FastSPICE architecture. In this episode of Chalk Talk, Amelia Dalton chats with Hany Elhak from Synopsys about how the unified workflow of the PrimeSim Continuum from Synopsys can help you address systematic and scale complexity for your next IC design.

Click to read more about PrimeSim Continuum