fish fry
Subscribe Now

FPGA Fiesta!

Lattice's iCE40 Ultra and Xilinx at
X-fest 2014

Bienvenido a Fish Fry! Welcome to this week’s field programmable Fish Frying festivities. First to join the podcastin’ party is Joy Wrigley from Lattice Semiconductor. Joy and I discuss how FPGAs are breaking into the IoT scene and why low power will make all the difference in tomorrow’s mobile designs. Joining the fun next is Barrie Mullins from Xilinx. Barrie and I chat about how Vivado is playing a bigger role in this year’s X-fest and why this conference isn’t just for FPGA designers.  


 

Download this episode (right click and save)

Links for August 1, 2014

More information about iCE40 Ultra

Lattice’s iCE40 FPGA Shipments Reach 200 Million Unit Milestone (Press Release)

More information about X-fest

Register for X-fest

Leave a Reply

featured blogs
Dec 2, 2022
A picture tells more than a thousand words, so here are some pictures of CadenceLIVE Europe 2023 Academic and Entrepreneur Tracks to tell a story. After two years of absence, finally the Academic Dinner could take place with professors from Lead Institutions and Program Chair...
Nov 30, 2022
By Chris Clark, Senior Manager, Synopsys Automotive Group The post How Software-Defined Vehicles Expand the Automotive Revenue Stream appeared first on From Silicon To Software....
Nov 30, 2022
By Joe Davis Sponsored by France's ElectroniqueS magazine, the Electrons d'Or Award program identifies the most innovative products of the… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

How to Harness the Massive Amounts of Design Data Generated with Every Project

Sponsored by Cadence Design Systems

Long gone are the days where engineers imported text-based reports into spreadsheets and sorted the columns to extract useful information. Introducing the Cadence Joint Enterprise Data and AI (JedAI) platform created from the ground up for EDA data such as waveforms, workflows, RTL netlists, and more. Using Cadence JedAI, engineering teams can visualize the data and trends and implement practical design strategies across the entire SoC design for improved productivity and quality of results.

Learn More

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

Machine Learning at the Edge: Applications and Challenges

Sponsored by Mouser Electronics and Silicon Labs

Machine learning at the TinyEdge is the way of the future but how we incorporate machine learning into our designs can take a variety of different forms. In this episode of Chalk Talk, Amelia chats with Dan Kozin from Silicon Labs about how you can add machine learning to your next design. They investigate what machine learning workflows look like, what machine learning tools you can utilize and the key challenges you will encounter as a machine learning developer.

Click here for more information about Silicon Labs Series 2 Wireless SoCs