EEJournal

fish fry
Subscribe Now
August 1, 2014

FPGA Fiesta!

Lattice's iCE40 Ultra and Xilinx at
X-fest 2014
by Amelia Dalton

Bienvenido a Fish Fry! Welcome to this week’s field programmable Fish Frying festivities. First to join the podcastin’ party is Joy Wrigley from Lattice Semiconductor. Joy and I discuss how FPGAs are breaking into the IoT scene and why low power will make all the difference in tomorrow’s mobile designs. Joining the fun next is Barrie Mullins from Xilinx. Barrie and I chat about how Vivado is playing a bigger role in this year’s X-fest and why this conference isn’t just for FPGA designers.  


 

Download this episode (right click and save)

Links for August 1, 2014

More information about iCE40 Ultra

Lattice’s iCE40 FPGA Shipments Reach 200 Million Unit Milestone (Press Release)

More information about X-fest

Register for X-fest

Leave a Reply

featured blogs
Mixed Order Mesh Curving: When Solution Accuracy Cannot Be Compromised!
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
More from Cadence...
The Importance of Memory Architecture for AI SoCs
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
More from Synopsys...
A Haunting World Underwater
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....
More from Max's Cool Beans...

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Universal Verification Methodology Coverage for Bluespec RISC-V Cores

Sponsored by Synopsys

This whitepaper explains the basics of UVM functional coverage for RISC-V cores using the Google RISCV-DV open-source project, Synopsys verification solutions, and a RISC-V processor core from Bluespec.

Click to read more

featured chalk talk

IoT Data Analysis at the Edge
Sponsored by Mouser Electronics and STMicroelectronics
No longer is machine learning a niche application for electronic engineering. Machine learning is leading a transformative revolution in a variety of electronic designs but implementing machine learning can be a tricky task to complete. In this episode of Chalk Talk, Amelia Dalton and Louis Gobin from STMicroelectronics investigate how STMicroelectronics is helping embedded developers design edge AI solutions. They take a closer look at the benefits of STMicroelectronics NanoEdge-AI® Studio and  STM32Cube.AI and how you can take advantage of them in your next design. 
Click here for more information and to download the Intelligence at the Edge eBook
Jun 28, 2023
20,130 views