fish fry
Subscribe Now

Icing on the Disty Cake

Zedboards, the New FAE, and Hello World from Space

What has your distributor done for you lately? Maybe more than you know. In this week’s Fish Fry, we look beyond the rows and rows of pieces and parts, beyond the microcontrollers and ADCs – to the softer side of distribution – to the place where the rubber meets the road but you’re not quite ready to race at Indy yet. We’re talking development boards and FAEs with Jim Beneke and Ron Moore from Avnet. Together we look into the specifics of the Zedboard and investigate the changing role of field application engineers in our engineering process. Also this week, we find out how NASA intends to address the issue of limited bandwidth from space – one laser at a time. 


 

Download this episode (right click and save)

Links for June 13, 2014

NASA Beams “Hello, World!” Video from Space via Laser (press release)

More information about OPALS

More information about the Zedboard

New Episode of Chalk Talk: Bridging MIPI Technologies with ULD FPGAs


Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...