fish fry
Subscribe Now

Hackin’ in the Hood

How Boom Boxes Are Inspiring a New Age of Engineers

Do you remember your first EE project? Do you remember the delight in your soul when you first saw that LED light up or that plume of blue smoke rise across the room? In this week’s Fish Fry, we harken back to the days when we were all budding engineers trying to make our circuits work for the first time. My guest is John Weiss, Director of Bayview BOOM. John is here to to introduce us to Bayview BOOM –  a revolutionary program that brings engineering education to the young people of San Francicso’s Bayview/Hunters Point neighborhood. Join John and I as we chat about how Bayview BOOM nurtures cognitive growth, physical activity and a love for electronic design in its students – one boom box at a time. 


 

Download this episode (right click and save)

Links for May 30, 2014

More information about Bayview BOOM


Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...