fish fry
Subscribe Now

Plasmons With a Soft GUI Center

RTOS, Nanoelectronics and Scripted Flows

This week’s Fish Fry will not melt in your mouth or in your hand. It will not be crispety, crunchety, or peanut buttery, but it will be coated in EE Journal’s signature mixture of electronic design news, in-depth interviews, and nerdy humor. Sweetening the pot, John Carbone (Express Logic) and I dig into some of the evolving trends in embedded software development and baseball franchise loyalty. And finally, fire up your plasmon resonators for a sci-fi trip into the terahertz with the latest nanoelectronic circuit research from the National University of Singapore.

 

 

Listen to this episode

Download this episode (right click and save)

Links for May 2, 2014

More information about Express Logic 

News – Scientists in Singapore develop novel ultra-fast electrical circuits using light-generated tunneling currents

New episode of Chalk Talk – Scripted Flows in Vivado Design Suite

Leave a Reply

featured blogs
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Elevate Your Chip Design and Development with Synopsys.ai

Sponsored by Synopsys

Award-winning Synopsys.ai, the industry’s first full stack, AI-driven electronic design automation suite, offers AI-driven workflow optimization & data analytics solutions along with breakthrough generative AI capabilities for next-level chip design.

Click to read more

featured chalk talk

High-Voltage Isolation for Robust and Reliable System Operation
In this episode of Chalk Talk, Amelia Dalton and Luke Trowbridge from Texas Instruments examine the benefits of isolation in high voltage systems. They also explore the benefits of TI’s integrated transformer technology and how TI’s high voltage isolations can help you streamline your design process, reduce your bill of materials, and ensure reliable and robust system operation.
Apr 27, 2023
25,397 views