fish fry
Subscribe Now

Google’s Smartphone Revolution

Inside Project Ara

A coup d’état is imminent. A mobile revolution. With “Modular!” banners held high and money where their mouths are, Google is marching through the streets determined to overthrow the status quo in smartphone technology. This week’s Fish Fry is all about Google’s Project Ara – why it’s cool, why you should care about this modular smartphone technology, and how you can get started designing your OWN modules. My guests are Ara Knaian (NK Labs) and David Rutledge (CTO – Lattice Semiconductor) and we are going to talk about what’s inside the Google Ara phone, the important role of FPGAs, and why Ara lent his name to this super cool new project. Also this week, we take a tour of Xilinx’s Vivado IDE and break the biggest news to hit the EE airwaves. 


 

Listen to this episode

Download this episode (right click and save)

Links for April 25, 2014

News – Cadence to Expand Verification Solution with Acquisition of Jasper Design Automation

News – Altera Changes the Game for Floating Point DSP in FPGAs

News – Altera Achieves Industry Milestone: Demonstrates FPGA Technology Based on Intel 14 nm Tri-Gate Process

More information about Project Ara

EE Journal’s NEW Video Blog – On The Scene: Project Ara

Video featuring Ara Knaian – (Tiny) Reconfigurable Robots at MIT

New Episode of Chalk Talk: Vivado Design Suite – Integrated Design Environment

Leave a Reply

featured blogs
Aug 10, 2020
The computational software algorithms used in EDA are fundamentally mathematical in nature. Many algorithms are various forms of computation using very large sparse matrices. Last Saturday was a... [[ Click on the title to access the full blog on the Cadence Community site. ...
Aug 7, 2020
I love the clickety-clackety sounds of split flap displays, but -- in the case of this kinetic clock -- I'€™m enthralled by its sedately silent revolutions and evolutions....
Aug 7, 2020
HPC. FinTech. Machine Learning. Network Acceleration. These and many other emerging applications are stressing data center networks. Data center architectures evolve to ensure optimal resource utilization and allocation. PECFF (PCIe® Enclosure Compatible Form Factor) was dev...
Aug 7, 2020
[From the last episode: We looked at activation and what they'€™re for.] We'€™ve talked about the structure of machine-learning (ML) models and much of the hardware and math needed to do ML work. But there are some practical considerations that mean we may not directly us...

featured video

Product Update: Highly Optimized DesignWare 112G/56G Ethernet PHY IP

Sponsored by Synopsys

Get the latest update on Synopsys’ PAM-4 DesignWare 112G/56G Ethernet PHY IP with optimized power, performance, and area, enabling true long reach connectivity in 400G/800G high-performance computing SoCs.

Click here to learn more about Synopsys’ PAM-4 DesignWare 112G/56G Ethernet PHY IP

Featured Paper

Improving Performance in High-Voltage Systems With Zero-Drift Hall-Effect Current Sensing

Sponsored by Texas Instruments

Learn how major industry trends are driving demands for isolated current sensing, and how new zero-drift Hall-effect current sensors can improve isolation and measurement drift while simplifying the design process.

Click here for more information

Featured Chalk Talk

SensorTile. Box - A Ready to Go IoT Node

Sponsored by Mouser Electronics and ST Microelectronics

In the highly competitive IoT market, getting your idea to the prototype stage as quickly as possible is critical. But, designing non-differentiated things like connectivity, power supplies, sensor interfaces, and so forth soaks up valuable design time. In this episode of Chalk Talk, Amelia Dalton chats with Thiago Reis from STMicroelectronics about SensorTile Box - a ready-to-go IoT node development kit that’s just waiting for your great IoT idea.

Click here for more information about STMicroelectronics STEVAL-MKSBOX1V1 SensorTile.box Development Kit