fish fry
Subscribe Now

Google’s Smartphone Revolution

Inside Project Ara

A coup d’état is imminent. A mobile revolution. With “Modular!” banners held high and money where their mouths are, Google is marching through the streets determined to overthrow the status quo in smartphone technology. This week’s Fish Fry is all about Google’s Project Ara – why it’s cool, why you should care about this modular smartphone technology, and how you can get started designing your OWN modules. My guests are Ara Knaian (NK Labs) and David Rutledge (CTO – Lattice Semiconductor) and we are going to talk about what’s inside the Google Ara phone, the important role of FPGAs, and why Ara lent his name to this super cool new project. Also this week, we take a tour of Xilinx’s Vivado IDE and break the biggest news to hit the EE airwaves. 


 

Listen to this episode

Download this episode (right click and save)

Links for April 25, 2014

News – Cadence to Expand Verification Solution with Acquisition of Jasper Design Automation

News – Altera Changes the Game for Floating Point DSP in FPGAs

News – Altera Achieves Industry Milestone: Demonstrates FPGA Technology Based on Intel 14 nm Tri-Gate Process

More information about Project Ara

EE Journal’s NEW Video Blog – On The Scene: Project Ara

Video featuring Ara Knaian – (Tiny) Reconfigurable Robots at MIT

New Episode of Chalk Talk: Vivado Design Suite – Integrated Design Environment

Leave a Reply

featured blogs
Oct 23, 2019
The most complex of the Platonic solids is the icosahedron with twenty triangular faces....
Oct 23, 2019
IDC or Crimp? When discussing options for cable assemblies, designers frequently ask if we recommend discrete wire cable assemblies with crimped contacts or insulation displacement connectors (IDC) with ribbon cable. Our answer is it depends on your application. Crimped conne...
Oct 23, 2019
Recently the Western Automotive Journalists, or WAJ (I had no idea that was a thing), held their annual Silicon Valley Reinvents the Wheel event at the Computer History Museum in Mountain View.... [[ Click on the title to access the full blog on the Cadence Community site. ]...
Oct 22, 2019
By Abdellah Bakhali – Mentor, A Siemens Business Better SoC IO ring verification means more accurate and consistent product reliability. New automated checks help designers identify and correct errors early in the design flow. Learn more here… Aristotle once sugg...
Oct 18, 2019
[From the last episode: We looked at the role of cache memory in a processor.] Now that we'€™ve looked at the major components of a computing system, let'€™s put them together. We won'€™t talk about how we'€™re putting them together for the moment; that comes next. We...