fish fry
Subscribe Now

Google’s Smartphone Revolution

Inside Project Ara

A coup d’état is imminent. A mobile revolution. With “Modular!” banners held high and money where their mouths are, Google is marching through the streets determined to overthrow the status quo in smartphone technology. This week’s Fish Fry is all about Google’s Project Ara – why it’s cool, why you should care about this modular smartphone technology, and how you can get started designing your OWN modules. My guests are Ara Knaian (NK Labs) and David Rutledge (CTO – Lattice Semiconductor) and we are going to talk about what’s inside the Google Ara phone, the important role of FPGAs, and why Ara lent his name to this super cool new project. Also this week, we take a tour of Xilinx’s Vivado IDE and break the biggest news to hit the EE airwaves. 


 

Listen to this episode

Download this episode (right click and save)

Links for April 25, 2014

News – Cadence to Expand Verification Solution with Acquisition of Jasper Design Automation

News – Altera Changes the Game for Floating Point DSP in FPGAs

News – Altera Achieves Industry Milestone: Demonstrates FPGA Technology Based on Intel 14 nm Tri-Gate Process

More information about Project Ara

EE Journal’s NEW Video Blog – On The Scene: Project Ara

Video featuring Ara Knaian – (Tiny) Reconfigurable Robots at MIT

New Episode of Chalk Talk: Vivado Design Suite – Integrated Design Environment

Leave a Reply

featured blogs
May 24, 2024
Could these creepy crawly robo-critters be the first step on a slippery road to a robot uprising coupled with an insect uprising?...
May 23, 2024
We're investing in semiconductor workforce development programs in Latin America, including government and academic partnerships to foster engineering talent.The post Building the Semiconductor Workforce in Latin America appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
18,370 views