fish fry
Subscribe Now

Hard Hats in Place

EELive! Part 2: Safety-Critical Systems

On the heels of Michael Barr’s keynote at EELive this year – “KILLER APPS: Embedded Software’s Greatest Hit Jobs,” this week’s Fish Fry takes a closer look at embedded software for safety-critical systems. At the helm is Jim McElroy – VP at LDRA. Jim and I discuss the challenges of designing safety-critical embedded systems, and Jim explains where LDRA fits into the embedded software ecosystem. He also gives us the low down on why Boston Baked Beans get a bad wrap. (Spoiler: According to Jim, they totally deserve it.) I also give everyone a sneak peek at EE Journal’s brand new “On the Scene” video blog, and I lay out my revolutionary plans to restore the Embedded Systems Conference to its former glory. (Second Spoiler: They absolutely will not use my idea.)


 

Listen to this episode

Download this episode (right click and save)


Links for April 11, 2014

More information about LDRA

LDRA Brings Safety-Critical Expertise and Full Verification to Multicore Platforms

On the Scene: EELive 2014 Wrap up 

Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...