fish fry
Subscribe Now

Adventures in Verification Land

Rolling the Dice and Spinning the Wheel

Take two steps forward and three steps back. Not all parts of our design process are created equal. In this week’s Fish Fry, we examine one of the most painful, frightening, and frustrating parts of our design process – verification. My first guest is Tom Anderson (Breker Verification Systems), and we chat about formal verification, what Breker’s new verification technology TrekSoC-Si is all about, and where you can the best vinyl in Silicon Valley. Then, continuing the formal V theme – we go to Vigyan Singhal, CEO of Oski Technology. Vigyan and I dive into the details of the “Decoding Formal Club.” The first rule of “Decoding Formal Club”? Well, we’re gonna break that one right here. Vigyan also reveals the secret behind the name “Oski”. Also this week, I investigate how Netflix is looking to read your thoughts with a little help from Amazon’s Cloud services. Better put on that foil hat!


 

Listen to this episode

Download this episode (right click and save)

Links for February 21, 2014

More information about Breker Verification Systems

More information about Oski

Netflix is building an artificial brain using Amazon’s Cloud

Netflix Blog – Distributed Neural Networks with GPUs in the AWS Cloud


Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...