fish fry
Subscribe Now

Higher Ground

Cadence Acquires Forte

Here at Fish Fry, when big news breaks, we swim to it. When the EE landscape changes, we evolve, lose our gills, begin breathing air, and start walking on land. This is one of those weeks. When we got wind that Cadence was in the process of acquiring Forte, we jumped on the chance to get the goods on this groundbreaking news story. My guest this week is Craig Cochran (Vice President, Corporate Marketing at Cadence Design Systems) and we discuss the growing adoption of high level synthesis and how Forte plays into the Cadence system-level design flow. Also this week, we check out how the Hybrid Memory Cube aims to take out DDR, and how FPGAs can help you with your HMC heavy lifting.


 

Listen to this episode

Download this episode (right click and save)

Links for February 7, 2014

Cadence to Enhance High-Level Synthesis Offering with Acquisition of Forte Design Systems

Fish Fry Episode with Brett Cline – Let Your EDA Light Shine

Fish Fry Episode with Sean Dart – Your Power Plane or Mine?

New Episode of Chalk Talk – Accelerating System Bandwidth with FPGAs and Hybrid Memory Cube


Leave a Reply

featured blogs
Jun 5, 2020
'€œYou'€™ll know it when you see it.'€ Have you had that moment where you know what you want but don'€™t know what it is? So you start looking around the store, the internet, or your house to find it. To help you find those '€œknow it when you see it'€ solutions...
Jun 4, 2020
[From the last episode: We started this new with a broad introduction to machine learning.] While neuromorphic neural networks '€“ that is, ones that work the way our brains work '€“ may still be off in the future a ways, someone came up with a different way to emulate th...
Jun 2, 2020
It just struck me that I have only 37 years remaining to complete my Countdown Timer project before it becomes superfluous to requirements....

Featured Video

DesignWare 112G Ethernet PHY IP Insertion Loss Capabilities

Sponsored by Synopsys

This video shows the performance results of the Synopsys 112G PHY receiver to varying amounts of channel insertion loss. The IP meets the standards requirements. With leading power, performance, and area, the IP is available in a range of FinFET processes for high-performance.

Click here for more information

Featured Paper

Five Things You Should Know About Linear Regulators

Sponsored by Maxim Integrated

While linear regulators (LDOs) seem relatively simple, many situations occur in which LDOs perform contrary to your expectations. This application note explores five of those situations, including startup, quiescent current near dropout, load transient performance, PSRR and noise, and input protections. Understanding these situations will improve product selection and debug processes.

Click here to download the whitepaper

Featured Chalk Talk

Small Cell 5G Systems

Sponsored by Mouser Electronics and Qorvo

5G brings a bewildering array of issues in small cell design - with small cells stepping in to handle the heavy lifting in the numerous places macro cells can’t reach. In this episode of Chalk Talk, Amelia Dalton chats with Suma Kapilavai of Qorvo about tackling the variety of massive MIMO and beamforming challenges that 5G implementation brings to small cell design.

Click here for more information about Qorvo Small Cell Solutions