fish fry
Subscribe Now

Higher Ground

Cadence Acquires Forte

Here at Fish Fry, when big news breaks, we swim to it. When the EE landscape changes, we evolve, lose our gills, begin breathing air, and start walking on land. This is one of those weeks. When we got wind that Cadence was in the process of acquiring Forte, we jumped on the chance to get the goods on this groundbreaking news story. My guest this week is Craig Cochran (Vice President, Corporate Marketing at Cadence Design Systems) and we discuss the growing adoption of high level synthesis and how Forte plays into the Cadence system-level design flow. Also this week, we check out how the Hybrid Memory Cube aims to take out DDR, and how FPGAs can help you with your HMC heavy lifting.


 

Listen to this episode

Download this episode (right click and save)

Links for February 7, 2014

Cadence to Enhance High-Level Synthesis Offering with Acquisition of Forte Design Systems

Fish Fry Episode with Brett Cline – Let Your EDA Light Shine

Fish Fry Episode with Sean Dart – Your Power Plane or Mine?

New Episode of Chalk Talk – Accelerating System Bandwidth with FPGAs and Hybrid Memory Cube


Leave a Reply

featured blogs
Oct 23, 2020
Processing a component onto a PCB used to be fairly straightforward. Through hole products, a single or double row surface mount with a larger center-line rarely offer unique challenges obtaining a proper solder joint. However, as electronics continue to get smaller and conne...
Oct 23, 2020
[From the last episode: We noted that some inventions, like in-memory compute, aren'€™t intuitive, being driven instead by the math.] We have one more addition to add to our in-memory compute system. Remember that, when we use a regular memory, what goes in is an address '...
Oct 23, 2020
Any suggestions for a 4x4 keypad in which the keys aren'€™t wobbly and you don'€™t have to strike a key dead center for it to make contact?...
Oct 23, 2020
At 11:10am Korean time this morning, Cadence's Elias Fallon delivered one of the keynotes at ISOCC (International System On Chip Conference). It was titled EDA and Machine Learning: The Next Leap... [[ Click on the title to access the full blog on the Cadence Community ...

featured video

Better PPA with Innovus Mixed Placer Technology – Gigaplace XL

Sponsored by Cadence Design Systems

With the increase of on-chip storage elements, it has become extremely time consuming to come up with an optimized floorplan with manual methods. Innovus Implementation’s advanced multi-objective placement technology, GigaPlace XL, provides automation to optimize at scale, concurrent placement of macros, and standard cells for multiple objectives like timing, wirelength, congestion, and power. This technology provides an innovative way to address design productivity along with design quality improvements reducing weeks of manual floorplan time down to a few hours.

Click here for more information about Innovus Implementation System

featured paper

Designing highly efficient, powerful and fast EV charging stations

Sponsored by Texas Instruments

Scaling the necessary power for fast EV charging stations can be challenging. One solution is to use modular power converters stacked in parallel. Learn more in our technical article.

Click here to download the technical article

featured chalk talk

PolarFire SoC FPGA Family

Sponsored by Mouser Electronics and Microchip

FPGA SoCs can solve numerous problems for IoT designers. Now, with the growing momentum behind RISC-V, there are FPGA SoCs that feature RISC-V cores as well as low-power, high-security, and high-reliability. In this episode of Chalk Talk, Amelia Dalton chats with KK from Microchip Technology about the new PolarFire SoC family that is ideal for demanding IoT endpoint applications.

Click here for more information about Microchip Technology PolarFire® SoC FPGA Icicle Kit