EEJournal

fish fry
Subscribe Now
November 1, 2013

ARM Wrestling

More MIPS Less Power
by Amelia Dalton

Dateline: November 1st. 2013 – 11 hundred hours. Sunnyvale. California. ARMed and Dangerous. We’re in the high tech trenches – MCU’s activated, knee deep in IP, connecting to the IoT, reading from SSD, wearing our GUIs like they are going out of style, and loving every big.LITTLE minute of it. Where o’ where could we be? ARM TechCon. Of course. (Come on, like you didn’t know.) In a special ARM TechCon double header, I check out hardware and software debug with Glenn Woppman (CEO – ASSET InterTech) and open source software for ARM SoCs with Charlene Marini from ARM. Join me. 

 


Listen to this episode

Download this episode (right click and save)

Links for November 1, 2013

More information about the 2013 ARM TechCon

More information about the Linaro Conference

More information about ASSET InterTech

Recent News about ASSET InterTech

Leave a Reply

featured blogs
Cadence Doc Assistant at Your Service
Dec 4, 2023
The OrCAD X and Allegro X 23.1 release comes with a brand-new content delivery application called Cadence Doc Assistant, shortened to Doc Assistant, the next-gen app for content searching, navigation, and presentation. Doc Assistant, with its simplified content classification...
More from Cadence...
Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
More from Synopsys...
A Haunting World Underwater
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....
More from Max's Cool Beans...

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured webinar

Rapid Learning: Purpose-Built MCU Software Tools for Data-Driven Embedded IoT Systems

Sponsored by ITTIA

Are you developing an MCU application that captures data of all kinds (metrics, events, logs, traces, etc.)? Are you ready to reduce the difficulties and complications involved in developing an event- and data-centric embedded system? This webinar will quickly introduce you to excellent MCU-specific software options for developing your next-generation data-driven IoT systems. You will also learn how to recognize and overcome data management obstacles. Register today as seats are limited!

Register Now!

featured chalk talk

AI/ML System Architecture Connectivity Solutions
Sponsored by Mouser Electronics and Samtec
In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate a variety of crucial design considerations for AI and ML designs, the role that AI chipsets play in the development of these systems, and why the right connectivity solution can make all the difference when it comes to your machine learning or artificial intelligence design.
Click here for more information about Samtec Artificial Intelligence Connectivity Solutions
Oct 23, 2023
5,089 views