fish fry
Subscribe Now

Cadence Gets Their Funny On

Unhinged with Brian Fuller

Who said electronic engineering can’t be funny? (Someone who has never read this publication!) In this week’s Fish Fry, we check out a brand new online television show that that aims to bring the saucy style of late night television talk shows to our engineering community. My guest is Brian Fuller of Cadence Design Systems, and we chat about why Cadence decided to make a humorous engineering-based talk show and how they are going about the business of making EE fun.

This week we unravel the mystery of choosing the right IP vendor for the right job – it’s trickier than you think. In addition, we’ll give everyone the chance to win a Starter Kit for PIC24F Intelligent Integrated Analog courtesy of Microchip Technology. You can enter to win by commenting on this week’s Fish Fry page.

 

 

Listen to this episode

Download this episode (right click and save)


Links for October 4, 2013

More information about the Starter Kit for PIC24F Intelligent.Integrated.Analog

Click here to watch Unhinged with Brian Fuller

New Episode of Chalk Talk – Building A New Type of IP Factory

Leave a Reply

featured blogs
Dec 7, 2023
Building on the success of previous years, the 2024 edition of the DATE (Design, Automation and Test in Europe) conference will once again include the Young People Programme. The largest electronic design automation (EDA) conference in Europe, DATE will be held on 25-27 March...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Electrical Connectors for Hermetically Sealed Applications
Many hermetic chambers today require electrical pathways to provide internal equipment with power, data or signals, or to receive data and signals from equipment within the chamber. In this episode of Chalk Talk, Amelia Dalton and Brad Taras from Cinch Connectivity Solutions explore the role that seals and connectors play in the performance of hermetic chambers. They examine the methodologies to determine hermetic seal leaks, the benefits of epoxy hermetic seals, and how Cinch Connectivity’s epoxy-based seals and hermetic connectors can add value to your next design.
Aug 22, 2023
12,874 views