fish fry
Subscribe Now

Hardware-Assisted Electronic Pesticide

Findin' Them Buggers Fast

Maybe it’s an itch that just won’t go away. Maybe it’s a daydream buster – Aw dang, I didn’t think of that. Or, maybe it’s a recurring nightmare that runs you ragged each and every night. Yep, we’re talking about hardware-assisted verification. It ain’t easy and nobody ever said it was going to be. In this week’s Fish Fry my guest is Frank Schirrmeister from Cadence Design Systems. We chat about why hardware-assisted verification is on everybody’s mind these days, and what we can do to make our verification lives a whole bunch easier.

We’ll also tell you how you can join the IoT party with Atmel’s new SAM D20 Cortex M0+ family, and our giveaway this week is an Atmel AVR Butterfly (courtesy of Newark element14).

 

Enter to win an Atmel AVR Butterfly courtesy of Newark element14. 


Listen to this episode

Download this episode (right click and save)


Links for September 13, 2013

Cadence Launches Palladium XP II Verification Platform and Enhanced System Development Suite

New Episode of Chalk Talk – Enabling the Internet of Things: Introducing Atmel SAM D20 Cortex M0+ Family

More Information about the Atmel AVR Butterfly

Leave a Reply

featured blogs
Dec 5, 2023
Generative AI has become a buzzword in 2023 with the explosive proliferation of ChatGPT and large language models (LLMs). This brought about a debate about which is trained on the largest number of parameters. It also expanded awareness of the broader training of models for s...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Introduction to the i.MX 93 Applications Processor Family
Robust security, insured product longevity, and low power consumption are critical design considerations of edge computing applications. In this episode of Chalk Talk, Amelia Dalton chats with Srikanth Jagannathan from NXP about the benefits of the i.MX 93 application processor family from NXP can bring to your next edge computing application. They investigate the details of the edgelock secure enclave, the energy flex architecture and arm Cortex-A55 core of this solution, and how they can help you launch your next edge computing design.
Oct 23, 2023
5,265 views