EEJournal

fish fry
Subscribe Now
August 30, 2013

Now Serving: DDR IP and BeagleBone Black

by Amelia Dalton

Hot off the grill and tastier than ever! In this week’s Fish Fry, we’re serving up a healthy plate of DDR IP with Bob Smith of Uniquify. Bob and I chat about your next SoC project and why Uniquify may have the perfect DDR IP to suit your design tastes. Also this week, in a second helping of Fish Fry fabulousness, we’re talking to Adrian Valenzuela about the BeagleBone Black and why you want one.

Hey and look at this week’s icing on the cake! Our nerdy giveaway is none other than the BeagleBone Black, courtesy of Newark element14. Enter to win a BeagleBone Black today!


 

Click here to enter to win a BeagleBone Black courtesy of newark element14

 

Listen to this episode

Download this episode (right click and save)

 

Links for August 30, 2013

More Information about Uniquify

More Information about the BeagleBone Black

Leave a Reply

featured blogs
Training Insights: Cadence Cerebrus Webinar Recording Now Available!
Dec 7, 2023
Semiconductor chips must be designed faster, smaller, and smarter'”with less manual work, more automation, and faster production. The Training Webinar 'Flow Wrapping: The Cadence Cerebrus Intelligent Chip Explorer Must Have' was recently hosted with me, Krishna Atreya, Princ...
More from Cadence...
The Importance of Memory Architecture for AI SoCs
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
More from Synopsys...
A Haunting World Underwater
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....
More from Max's Cool Beans...

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

AI/ML System Architecture Connectivity Solutions
Sponsored by Mouser Electronics and Samtec
In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate a variety of crucial design considerations for AI and ML designs, the role that AI chipsets play in the development of these systems, and why the right connectivity solution can make all the difference when it comes to your machine learning or artificial intelligence design.
Click here for more information about Samtec Artificial Intelligence Connectivity Solutions
Oct 23, 2023
5,559 views