fish fry
Subscribe Now

Now Serving: DDR IP and BeagleBone Black

Hot off the grill and tastier than ever! In this week’s Fish Fry, we’re serving up a healthy plate of DDR IP with Bob Smith of Uniquify. Bob and I chat about your next SoC project and why Uniquify may have the perfect DDR IP to suit your design tastes. Also this week, in a second helping of Fish Fry fabulousness, we’re talking to Adrian Valenzuela about the BeagleBone Black and why you want one.

Hey and look at this week’s icing on the cake! Our nerdy giveaway is none other than the BeagleBone Black, courtesy of Newark element14. Enter to win a BeagleBone Black today!


 

Click here to enter to win a BeagleBone Black courtesy of newark element14

 

Listen to this episode

Download this episode (right click and save)

 

Links for August 30, 2013

More Information about Uniquify

More Information about the BeagleBone Black

Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...