fish fry
Subscribe Now

Rockin’ The Runway

Wearable Technology Takes Center Stage

Wearable technology is the name of the game in this week’s Fish Fry. First we check out how the National Physical Laboratory in the United Kingdom is hoping to revolutionize wearable technology – one silver-coated fiber at a time. We also look into Newark element14’s “Get Closer” Wearables Challenge and investigate how the AdaFruit FLORA computing platform can make your next wearables design dream a reality.

We’re giving away a PSoC 4 Pioneer Kit courtesy of Newark element14 this week! Enter today!

 

 

Click here to enter to win a PSoC 4 Pioneer Kit courtesy of Newark element14. 

 

Listen to this episode

Download this episode (right click and save)

 

Fish Fry Links – August 9, 2013

More Information about The National Physical Laboratory’s Smart Textile Research

More Information about Newark element14’s “Get Closer” Wearables Challange

New Episode of Chalk Talk – How to Design a Sigma Delta Mixer Circuit

More Information about the PSoC 4 Pioneer Kit 

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...