fish fry
Subscribe Now

Let’s Get This DAC Party Started

Bits and Pieces from the 2013 Design Automation Conference

Maybe it was the heat, maybe was the sheer number of processor guys strolling in from the greater Austin area, or maybe it was the BBQ. I’m not exactly sure what it was, but this year’s Design Automation Conference and Expo was livelier and more energetic than we’ve seen in years, and Fish Fry is taking you straight to center of the serious (and not so serious) design automation action. First, we talk about DAC with Tom Anderson (Breker) and ask him about SoC verification and more importantly, what set the Breker booth apart from the rest of the pack on the expo floor this year. Next, we chat with Anupam Bakshi, CEO of Agnisys about cavemen, automatic code generation, and booth babes…or, uh, I mean, temporary technical representatives. 

Also this week, I unveil my 2013 DAC You May Have Missed List. This is my top ten rundown of the coolest things I saw during the show (that may or may not have anything to do with the actual tools themselves).

 

 

Listen to this episode

Download this episode (right click and save)

Fish Fry Links – June 7, 2013

More Information about Breker

More Information about Agnisys

More Information about the 2013 Design Automation Conference

More Information about Asleep At The Wheel (I Love DAC Party band)

More Information about Adam Rodgers (Cadence Denali Party VIP Room band)

DAC 2013 Instagram Photos;

DAC 2013 Expo Showfloor

Asleep At The Wheel at the I Love DAC 2013 Party

Amelia with Asleep At The Wheel Lead Singer Ray Benson

The ARM Community Booth Magician

The ICManage Tesla

Amelia with Amanda – the Agnisys Cavegirl

Amelia and the Austin Airstream (expo show floor)

The Adam Rodgers Duo at the Cadence Denali Party

Leave a Reply

featured blogs
Aug 11, 2020
While Cadence System in Package (SiP) is '€“ and continues to be '€“ one of the most complete solutions for package design, the Virtuoso RF Solution gives access to a constantly increasing set of package... [[ Click on the title to access the full blog on the Cadence Com...
Aug 11, 2020
Making a person appear to say or do something they did not actually say or do has the potential to take the war of disinformation to a whole new level....
Aug 7, 2020
HPC. FinTech. Machine Learning. Network Acceleration. These and many other emerging applications are stressing data center networks. Data center architectures evolve to ensure optimal resource utilization and allocation. PECFF (PCIe® Enclosure Compatible Form Factor) was dev...
Aug 7, 2020
[From the last episode: We looked at activation and what they'€™re for.] We'€™ve talked about the structure of machine-learning (ML) models and much of the hardware and math needed to do ML work. But there are some practical considerations that mean we may not directly us...

Featured Video

Product Update: New DesignWare USB4 IP Solution

Sponsored by Synopsys

Are you ready for USB4? Join Gervais Fong and Eric Huang to learn more about this new 40Gbps standard and Synopsys DesignWare IP that helps bring your USB4-enabled SoC to market faster.

Click here for more information about DesignWare USB4 IP

Featured Paper

Improving Performance in High-Voltage Systems With Zero-Drift Hall-Effect Current Sensing

Sponsored by Texas Instruments

Learn how major industry trends are driving demands for isolated current sensing, and how new zero-drift Hall-effect current sensors can improve isolation and measurement drift while simplifying the design process.

Click here for more information

Featured Chalk Talk

Avnet and Samtec Enable System-Level Exploration with new RFSoC Kit

Sponsored by Samtec and Avnet

5G infrastructure presents daunting challenges on the RF front. We want to put the processing as close as possible to the antenna, and the standards are evolving so fast that programmability is a must. In this episode of Chalk Talk, Amelia Dalton chats with Matt Brown from Avnet and Matt Burns from Samtec about the Avnet Zynq Ultrascale+ RFSoC Development Kit, which brings the power and flexibility of an FPGA-based RF front end to your lab bench.

Click here for more information about the Avnet Zynq Ultrascale+ RFSoC Development Kit