EEJournal

fish fry
Subscribe Now
February 15, 2013

Contests, Boards, and Pi! Oh My!

Newark™ element14 Celebrates National Engineers Week
by Amelia Dalton

This week’s Fish Fry is brought to you by you. Yes, you. The DSP dude. The Coder chick. The Analog Grand Master. We’re celebrating engineers in all shapes, sizes, and process nodes. With National Engineers Week just around the corner, my guest this week is Tamara Jurgenson (Newark element14), and we’re gonna chat about Newark element14’s month-long engineering party.

I’m giving everyone the chance to win a LaunchPad Evaluation Kit courtesy of Texas Instruments, but you’ll have to listen to find out how to enter to win.

Listen to this episode
Download this episode (right click and save)

Fish Fry Links – February 15, 2012

More Information about Newark element14’s National Engineers Month

New Chalk TalkHD – Powering Stratix V FPGAs (Made Easy)

New Chalk TalkHD – Simplifying Industrial Ethernet Design

More Information about the MSP430 LaunchPad Evaluation Kit

More Information about TI’s MCU BoosterPack Design Challenge

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix

Jack Harding, CEO – eSilicon

Michiel Ligthart, COO – Verific

Adnan Hamid, CEO – Breker Technologies

Jeff Waters, VP and General Manager – Altera

Luc Burgun, CEO and President, EVE 

Leave a Reply

featured blogs
Training Insights: Cadence Cerebrus Webinar Recording Now Available!
Dec 7, 2023
Semiconductor chips must be designed faster, smaller, and smarter'”with less manual work, more automation, and faster production. The Training Webinar 'Flow Wrapping: The Cadence Cerebrus Intelligent Chip Explorer Must Have' was recently hosted with me, Krishna Atreya, Princ...
More from Cadence...
Q&A With Jyotika Athavale, IEEE Champion, on Advancing Standards Development Worldwide
Dec 6, 2023
Explore standards development and functional safety requirements with Jyotika Athavale, IEEE senior member and Senior Director of Silicon Lifecycle Management.The post Q&A With Jyotika Athavale, IEEE Champion, on Advancing Standards Development Worldwide appeared first ...
More from Synopsys...
A Haunting World Underwater
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....
More from Max's Cool Beans...

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

High-Voltage Isolation for Robust and Reliable System Operation
Sponsored by Mouser Electronics and Texas Instruments
In this episode of Chalk Talk, Amelia Dalton and Luke Trowbridge from Texas Instruments examine the benefits of isolation in high voltage systems. They also explore the benefits of TI’s integrated transformer technology and how TI’s high voltage isolations can help you streamline your design process, reduce your bill of materials, and ensure reliable and robust system operation.
Click here for more information about Texas Instruments ISOW774x/ISOW774x-Q1 Quad-Ch Digital Isolators
Apr 27, 2023
25,080 views