fish fry
Subscribe Now

The Security Puzzle

There is no such thing as a zero security risk. No matter what you build and how you build it, there will be bad guys lurking at the door, trying to get in. This week my guest is Paul Kocher (Cryptography Research Inc.) and we’re looking at the trends in security in WiFi-enabled designs and discussing how you can solve the puzzling security problems in your next design.

Also this week, I check out the new Pi Store and give everyone the chance to win a Zedboard courtesy of Xilinx. 

Listen to this episode
Download this episode (right click and save)

Fish Fry Links – December 17, 2012

More Information about Cryptography Research Inc

More Information about the Pi Store

More Information about the Spartan-6 LX9 MicroBoard

More Information about the Zedboard

 

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...