fish fry
Subscribe Now

Three Rings of EE Fun

Black Hats, FPGAs, and GPS Spoofs

Welcome to the Big Top of EE Fun, ladies and gentlemen! We’ve got Black Hat hackers, GPS spoofers, and in the center ring, a serious FPGA heavy hitter. This week I chat with Jeff Waters (Senior VP and General Manager at Altera) about how FPGAs can differentiate your design from the next guy’s ASSP, how FPGAs are making their way into the automotive market, and what make and model Jeff would pick as his dream car.

I also have one more Altera DE0-Nano Development Kit (courtesy of Altera) to give away to one lucky listener. I’ll tell you at the end of my broadcast how you can enter to win!

Fish Fry Links – July 27, 2012

More Information about The 2012 Black Hat Conference

Press Release – White Sands tests show GPS ‘spoofing’ can be countered

Fish Fry Interview with Cryptography Research CEO Paul Kocher

Kevin Morris’ feature article Towards Silicon Convergence – Altera’s CTO Weighs In

More Information about the DE0-Nano Development Board

Leave a Reply

featured blogs
Nov 30, 2023
No one wants to waste unnecessary time in the model creation phase when using a modeling software. Rather than expect users to spend time trawling for published data and tediously model equipment items one by one from scratch, modeling software tends to include pre-configured...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured webinar

Rapid Learning: Purpose-Built MCU Software Tools for Data-Driven Embedded IoT Systems

Sponsored by ITTIA

Are you developing an MCU application that captures data of all kinds (metrics, events, logs, traces, etc.)? Are you ready to reduce the difficulties and complications involved in developing an event- and data-centric embedded system? This webinar will quickly introduce you to excellent MCU-specific software options for developing your next-generation data-driven IoT systems. You will also learn how to recognize and overcome data management obstacles. Register today as seats are limited!

Register Now!

featured chalk talk

Miniaturization Impact on Automotive Products
Sponsored by Mouser Electronics and Molex
In this episode of Chalk Talk, Amelia Dalton and Kirk Ulery from Molex explore the role that miniaturization plays in automotive design innovation. They examine the transformational trends that are leading to smaller and smaller components in automotive designs and how the right connector can make all the difference in your next automotive design.
Sep 25, 2023
7,593 views