EEJournal

fish fry
Subscribe Now
July 6, 2012

The Delicate Divide Between Dreams and Reality

Uniquify Makes Silicon Happen
by Amelia Dalton

Do you dream of silicon?  Do those dreams involve full-chip implementation?  (Man, you are a serious nerd).  This Fish Fry dives into the dreamy details of Uniquify’s ASIC design flows, custom IP, and making your silicon dreams come true.

I have one last XMEGA-A3BU Xplained kit (courtesy of Atmel) to give away but you’ll have to tune in to find out how to win.


Fish Fry Links – July 6, 2012

More Information about Uniquify

More Information about Uniquify’s Ideas2Silicon Design Services Platform

More Information about the XMEGA-A3BU Xplained Kit (Courtesy of Atmel)

Leave a Reply

featured blogs
Knowledge Booster Training Bytes - Switched Capacitors and Capacitance-to-Voltage (C2V) Converters-Based Circuits
Jun 9, 2023
In this Knowledge Booster blog, let us talk about the simulation of the circuits based on switched capacitors and capacitance-to-voltage (C2V) converters using various analyses available under the Shooting Newton method using Spectre RF. The videos described in this blog are ...
More from Cadence...
Customer Spotlight: Viettel Accelerates Design of Its First 5G SoC with Synopsys ASIP Designer
Jun 8, 2023
Learn how our EDA tools accelerate 5G SoC design for customer Viettel, who designs chips for 5G base stations and drives 5G rollout across Vietnam. The post Customer Spotlight: Viettel Accelerates Design of Its First 5G SoC with Synopsys ASIP Designer appeared first on New H...
More from Synopsys...
Everyone Dies Twice (Who Knew?)
Jun 2, 2023
I just heard something that really gave me pause for thought -- the fact that everyone experiences two forms of death (given a choice, I'd rather not experience even one)....
More from Max's Cool Beans...

featured video

Automatically Generate, Budget and Optimize UPF with Synopsys Verdi UPF Architect

Sponsored by Synopsys

Learn to translate a high-level power intent from CSV to a consumable UPF across a typical ASIC design flow using Verdi UPF Architect. Power Architect can focus on the efficiency of the Power Intent instead of worrying about Syntax & UPF Semantics.

Learn more about Synopsys’ Energy-Efficient SoCs Solutions

featured paper

EC Solver Tech Brief

Sponsored by Cadence Design Systems

The Cadence® Celsius™ EC Solver supports electronics system designers in managing the most challenging thermal/electronic cooling problems quickly and accurately. By utilizing a powerful computational engine and meshing technology, designers can model and analyze the fluid flow and heat transfer of even the most complex electronic system and ensure the electronic cooling system is reliable.

Click to read more

featured chalk talk

Flexible Development with the PSoC 62S2 Evaluation Kit
Sponsored by Mouser Electronics and Infineon
In order to get a successful IoT design launched today, we need a robust toolbox of cloud connectivity solutions, sensor interfaces, radio modules, and more. In this episode of Chalk Talk, Amelia Dalton and Paul Wiegele from Infineon investigate the PSoC™ 62S2 Evaluation Kit from Infineon. They take a closer look at the key features included in this kit and how it can help jumpstart your next IoT design.
Click here for more information about Infineon Technologies PSoC® 62S2 Wi-Fi® BLUETOOTH® Pioneer Kit
Nov 11, 2022
26,382 views