fish fry
Subscribe Now

On Your Mark

Achronix Gets Ready to Roll

In a special executive focus Fish Fry, this week I interview Achronix CEO Robert Blake about Achronix’s new high-end FPGA family (based on Intel’s new 22nm Tri-Gate technology).  Robert and I discuss why this new family may be a serious contender – going head-to-head with the most powerful FPGAs from the big guys.  We also explore what their software tool story looks like, and why domain-specific hard IP may be the key ingredient in their secret sauce.

Also this week, I am giving everyone another chance to win a MACHXO Pico Development Kit courtesy of Lattice Semiconductor, but you’ll have to listen to find out how to win.

Photo: flickr user tableatny

Fish Fry Links – April 27, 2012

More Information about Achronix

More Information about the Speedster 22nm FPGA 

More Information about the MachXO2 Pico Development Kit

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software


Leave a Reply

featured blogs
Jun 14, 2021
Design for Test (DFT) techniques provide measures to test the manufactured device for quality and coverage comprehensively. You might encounter Error or Warning messages while inserting scan during... [[ Click on the title to access the full blog on the Cadence Community sit...
Jun 10, 2021
Data & analytics have a massive impact on the chip design process; we explore how fast/precise chip data analytics solutions improve IC design quality & yield. The post The Importance of Chip Manufacturing & Test Data Analytics in the Semiconductor Industry ap...
Jun 8, 2021
Samtec has hundreds of videos that span across everything from products, to demos, to presentations, branding, and more. We rebuilt our video search to be more lightweight, and also added a huge new feature. Previous to this update, all of the videos opened in a modal pop-up ...
Jun 7, 2021
By Calibre Staff Electrostatic discharge (ESD) is a big worry for integrated circuit (IC) designers,… The post ESD protection verification in 2.5/3D ICs is HARD (or is it?) Our on-demand webinar has the answer appeared first on Design with Calibre....

featured video

Reduce Analog and Mixed-Signal Design Risk with a Unified Design and Simulation Solution

Sponsored by Cadence Design Systems

Learn how you can reduce your cost and risk with the Virtuoso and Spectre unified analog and mixed-signal design and simulation solution, offering accuracy, capacity, and high performance.

Click here for more information about Spectre FX Simulator

featured paper

Create Your Own Custom Chip for Less than $10K

Sponsored by Efabless

Imagine what your team could create if you could develop a custom analog/mixed-signal chip for under $10K. Efabless provides a pre-designed carrier chip which includes a RISC-V processor and subsystem along with ten square millimeters of customizable area, bundled together on a wafer shuttle targeting SkyWater's 130nm process and supported by open-source or proprietary tools for just $9,750.

Click to learn more

featured chalk talk

UWB: Because Location Matters

Sponsored by Mouser Electronics and Qorvo

While technologies like GPS, WiFi, and Bluetooth all offer various types of location services, none of them are well-suited to providing accurate, indoor/outdoor, low-power, real-time, 3D location data for edge and endpoint devices. In this episode of Chalk Talk, Amelia Dalton chats with Mickael Viot from Qorvo about ultra-wideband (UWB) technology, and how it can revolutionize a wide range of applications.

Click here for more information about Qorvo Ultra-Wideband (UWB) Technology