fish fry
Subscribe Now

Digital to Analog and Back Again

This week’s Fish Fry is all about those persistent pesky power problems that plague our designs and what we can do to solve them. If you’re a digital guy or gal struggling to get into the analog game, or even if you’re an analog person trying your hand at digital design, this Fish Fry is for you. First, I interview Steve Logan (Xilinx) about how Xilinx has added analog ADCs to their recent development kits and how you can start designing with one. I also chat with Rob Chiacchia (Linear Technology) about the state of the art in digital power management.

I have yet another super cool MAX V CPLD Development Kit (courtesy of Altera) to give to one lucky winner this week, but you’ll have to listen to find out how to win.

 

Watch Previous Fish Frys

Fish Fry Links – March 9, 2012

More Information about How Much Energy The World Uses

More Information about Xilinx’s AXI System Monitor Analog/Digital Converter

More Information about LTpowerPlay

More Information about LTC2974

More Information about LTC2978

More Information about LTC3880

More information about Altera’s MAX V CPLD Development Kit

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Leave a Reply

featured blogs
Feb 20, 2019
I have been working on DFM solutions for (too) many years and the objective hasn'€™t change: Detect or predict design-process weakpoints also known as hotspots, to limit systematic yield loss in... [[ Click on the title to access the full blog on the Cadence Community site...
Feb 20, 2019
Samtec'€™s Active Product Demonstrator proves 56 Gbps PAM4 based systems are fully realizable today. It'€™s a state-of-the-art prototype combining high-performance interconnects from Samtec and bleeding edge Credo silicon. All interconnect and silicon shown are available....
Feb 19, 2019
Recognized for contributions to Verilog, SystemVerilog, UVM and Portable Stimulus Accellera has selected our own Tom Fitzpatrick as its 2019 Technical Excellence Award honoree '€“ and the first Mentor employee to ever receive this prestigious recognition. From all of us at ...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...