fish fry
Subscribe Now

Digital to Analog and Back Again

This week’s Fish Fry is all about those persistent pesky power problems that plague our designs and what we can do to solve them. If you’re a digital guy or gal struggling to get into the analog game, or even if you’re an analog person trying your hand at digital design, this Fish Fry is for you. First, I interview Steve Logan (Xilinx) about how Xilinx has added analog ADCs to their recent development kits and how you can start designing with one. I also chat with Rob Chiacchia (Linear Technology) about the state of the art in digital power management.

I have yet another super cool MAX V CPLD Development Kit (courtesy of Altera) to give to one lucky winner this week, but you’ll have to listen to find out how to win.

 

Watch Previous Fish Frys

Fish Fry Links – March 9, 2012

More Information about How Much Energy The World Uses

More Information about Xilinx’s AXI System Monitor Analog/Digital Converter

More Information about LTpowerPlay

More Information about LTC2974

More Information about LTC2978

More Information about LTC3880

More information about Altera’s MAX V CPLD Development Kit

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...