EEJournal

fish fry
Subscribe Now
January 13, 2012

Pay No Attention to The Man Behind the Curtain

The Gritty PR Underbelly of CES
by Amelia Dalton

In this week’s Fish Fry (brought to you by Altera), I investigate some of the not so fabulous behind-the-scenes action that happens in the ramp up for the Consumer Electronics Show. I check out a curious press release retraction, why headphone maker Klipsch is gunning for counterfeiters in China, and how HzO will save the world’s electronics…one nano-scale skin at a time.

I have a MAX V CPLD Development Kit to send your way this week courtesy of Altera, but you’ll have to tune in to find out how to win.

 

Watch Previous Fish Frys

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.


Fish Fry Links – January 13, 2012

More Information about HzO

Demonstration of HzO WaterBlock technology

More Information about Klipsch headphones

Klipsch Group, Inc. Pursues Legal Action Against 23 Alleged Headphone Counterfeiters

More information about Altera’s MAX V CPLD Development Kit

Leave a Reply

featured blogs
Training Insights – Want to Learn How to Test the Design and Its Need?
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
More from Cadence...
Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
More from Synopsys...
A Haunting World Underwater
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....
More from Max's Cool Beans...

featured video

TDK CLT32 power inductors for ADAS and AD power management

Sponsored by TDK

Review the top 3 FAQs (Frequently Asked Questions) regarding TDK’s CLT32 power inductors. Learn why these tiny power inductors address the most demanding reliability challenges of ADAS and AD power management.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Challenges of Multi-Connectivity Asset Tracking
Sponsored by Mouser Electronics and STMicroelectronics
Multi-connectivity asset tracking is a critical element of our modern supply chain. In this episode of Chalk Talk, Colin Ramrattan and Manuel Cantone from STMicroelectronics and Amelia Dalton discuss the common needs required for asset tracking today, why low power processing is vital for these kind of applications, and how STMicroelectronics ASTRA platform can help you get started on your next asset tracking design.
Click here for more information about STMicroelectronics STEVAL-ASTRA1B Asset Tracking Evaluation Board
Feb 20, 2023
33,655 views