fish fry
Subscribe Now

Rockin’ and Rollin’ EE Style

Vennsa’s Debug Technology and Fish Fry Secrets Revealed

In this week’s Fish Fry, I interview Andreas Veneris (CEO – Vennsa Technologies) and Sean Safarpour (CTO – Vennsa Technologies) about the history of debug and how exactly Vennsa fits into the big picture of design automation.  I also investigate how the University of California Riverside is looking to re-invent electronic computation, and I reveal five things you may not know about Fish Fry.

I also have another Amazon.com gift certificate to give out this week, but you’ll have to listen to find out how you can win.

 

Watch Previous Fish Frys

Fish Fry Links – October 7, 2011 

More information about Unversity of California Riverside’s Nanotechnology Research

More Information about Vennsa Technologies

Kevin Morris’ article: Happy 1000 Anniversary To Us! Has it Really Been That Long?

Kevin Morris’ article: Engineering an Experience – The Legacy of Steve Jobs

Email me to submit your non-engineering hobby

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 


Leave a Reply

featured blogs
Oct 14, 2019
Simon Segars opened Arm TechCon with a new look, having discovered that real men have beards. This is the 15th Arm TechCon. In this post I'm going to focus on the new things that Arm announced... [[ Click on the title to access the full blog on the Cadence Community sit...
Oct 13, 2019
In part 3 of this blog series we looked at what typically is the longest stage in designing a PCB Routing and net tuning.  In part 4 we will finish the design process by looking at planes, and some miscellaneous items that may be required in some designs. Planes Figure 8...
Oct 11, 2019
The FPGA (or ACAP) universe gathered at the San Jose Fairmount last week during the Xilinx Developer Forum. Engineers, data scientists, analysts, distributors, alliance partners and more came to learn about the latest hardware, software and system level solutions from Xilinx....
Oct 11, 2019
Have you ever stayed awake at night pondering palindromic digital clock posers?...
Oct 11, 2019
[From the last episode: We looked at subroutines in computer programs.] We saw a couple weeks ago that some memories are big, but slow (flash memory). Others are fast, but not so big '€“ and they'€™re power-hungry to boot (SRAM). This sets up an interesting problem. When ...