fish fry
Subscribe Now

Rockin’ and Rollin’ EE Style

Vennsa’s Debug Technology and Fish Fry Secrets Revealed

In this week’s Fish Fry, I interview Andreas Veneris (CEO – Vennsa Technologies) and Sean Safarpour (CTO – Vennsa Technologies) about the history of debug and how exactly Vennsa fits into the big picture of design automation.  I also investigate how the University of California Riverside is looking to re-invent electronic computation, and I reveal five things you may not know about Fish Fry.

I also have another Amazon.com gift certificate to give out this week, but you’ll have to listen to find out how you can win.

 

Watch Previous Fish Frys

Fish Fry Links – October 7, 2011 

More information about Unversity of California Riverside’s Nanotechnology Research

More Information about Vennsa Technologies

Kevin Morris’ article: Happy 1000 Anniversary To Us! Has it Really Been That Long?

Kevin Morris’ article: Engineering an Experience – The Legacy of Steve Jobs

Email me to submit your non-engineering hobby

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 


Leave a Reply

featured blogs
May 22, 2020
As small as a postage stamp, the Seeeduino XIAO boasts a 32-bit Arm Cortex-M0+ processor running at 48 MHz with 256 KB of flash memory and 32 KB of SRAM....
May 22, 2020
Movies have the BAFTAs and Academy Awards. Music has the GRAMMYs. Broadway has the Tonys. Global footballers have the Ballon d’Or. SI/PI engineers have the DesignCon 2020 Best Paper Award? Really? What’s that? Many people are familiar with annual awards mentioned....
May 22, 2020
[From the last episode: We looked at the complexities of cache in a multicore processor.] OK, time for a breather and for some review. We'€™ve taken quite the tour of computing, both in an IoT device (or even a laptop) and in the cloud. Here are some basic things we looked ...
May 21, 2020
In this time of financial uncertainty, a yield-shield portfolio can protect your investments from market volatility.  Uncertainty can be defined as a quantitative measurement of variability in the data [1]. The more the variability in the data – whet...

Featured Video

Featured Paper

Adaptive Beamformer: An HLS Optimization Case Study with SLX FPGA

Sponsored by Silexica

Learn more about how SLX FPGA provides a productivity and efficiency boost when using high-level synthesis (HLS) to implement FPGA applications in C/ C++, through automated analysis and optimization. In this beamforming example, SLX FPGA is able to achieve lower latency and cut development time from weeks down to minutes compared to hand-optimization for similar cost of resources.

Click here to download the whitepaper