fish fry
Subscribe Now

Rockin’ and Rollin’ EE Style

Vennsa’s Debug Technology and Fish Fry Secrets Revealed

In this week’s Fish Fry, I interview Andreas Veneris (CEO – Vennsa Technologies) and Sean Safarpour (CTO – Vennsa Technologies) about the history of debug and how exactly Vennsa fits into the big picture of design automation.  I also investigate how the University of California Riverside is looking to re-invent electronic computation, and I reveal five things you may not know about Fish Fry.

I also have another Amazon.com gift certificate to give out this week, but you’ll have to listen to find out how you can win.

 

Watch Previous Fish Frys

Fish Fry Links – October 7, 2011 

More information about Unversity of California Riverside’s Nanotechnology Research

More Information about Vennsa Technologies

Kevin Morris’ article: Happy 1000 Anniversary To Us! Has it Really Been That Long?

Kevin Morris’ article: Engineering an Experience – The Legacy of Steve Jobs

Email me to submit your non-engineering hobby

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 


Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...