EEJournal

fish fry
Subscribe Now
September 23, 2011

A Bear, a Transistor and a Process Node Walk Into a Bar

by Amelia Dalton

In this week’s Fish Fry, I interview James Wang (SmartBear Software – Vice President) about the age old gap between hardware and software designers and how SmartBear’s tool suite can help bridge that divide.  

Also this week, I check in on Samsung’s progress on 20nm process node and investigate how the National Science Foundation is trying to make the transistor obsolete.  

I have a DE0-Nano Development Board to give out this week, but you’ll have to listen to find out how you can win.


 

Watch Previous Fish Frys

Fish Fry Links – September 23, 2011

Fresh Byte – Space Junk Falling From the sky

National Science Foundation Awards $20 Million In Grants to Nanoelectronics

More Information about the 2011 International Electron Devices Meeting

DAC Panel hosted by Cadence “Getting a Jumpstart on 20nm”

More Information about Samsung’s 20nm process node

More information about SmartBear Software

DE0-Nano Development Board

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 


Leave a Reply

featured blogs
Spectre Tech Tips: Addressing Common Spectre EMIR Problems
Mar 27, 2023
Spectre EMIR, the simulation engine inside Voltus-XFi, provides the IR drop and EM current analyses. In reviews of the reported customer problems, it turns out that many Spectre EMIR problems can be avoided by proper preparation and setup. The most common problem Spectre EMIR...
More from Cadence...
Why AI Requires a New Chip Architecture
Mar 23, 2023
Explore AI chip architecture and learn how AI's requirements and applications shape AI optimized hardware design across processors, memory chips, and more. The post Why AI Requires a New Chip Architecture appeared first on New Horizons for Chip Design....
More from Synopsys...
There’s a New Sheriff in Town
Mar 10, 2023
A proven guide to enable project managers to successfully take over ongoing projects and get the work done!...
More from Max's Cool Beans...

featured video

First CXL 2.0 IP Interoperability Demo with Compliance Tests

Sponsored by Synopsys

In this video, Sr. R&D Engineer Rehan Iqbal, will guide you through Synopsys CXL IP passing compliance tests and demonstrating our seamless interoperability with Teladyne LeCroy Z516 Exerciser. This first-of-its-kind interoperability demo is a testament to Synopsys' commitment to delivering reliable IP solutions.

Learn more about Synopsys CXL here

featured chalk talk

DIN Rail Power Solutions' Usage and Advantages
Sponsored by Mouser Electronics and MEAN WELL
DIN rail power supplies with their clean installation and quiet fanless design can be a great solution to solve the common power supply concerns that come along with industrial and building automation applications. In this episode of Chalk Talk, Kai Li from MEAN WELL and Amelia Dalton discuss the variety of benefits that DIN rail power supplies can bring to your next design. They examine how these power supplies can help with power buffering, power distribution, redundancy and more.
Click here for more information about MEAN WELL DIN Rail Power Supplies
Nov 28, 2022
15,710 views