fish fry
Subscribe Now

The Design Automation Conference 2011

Gary Smith, The Return of the Woz, and Other Fun Stuff

In this week’s Fish Fry, I dish the dirt on this year’s Design Automation Conference.  I attempt to unravel the mysteries posed by Gary Smith in his annual EDA analysis, and re-hash both the awesome and the uncomfortable moments of this year’s Steve Wozinak keynote.

Also this week, I give some details on the history of the Design Automation Conference, why there don’t seem to be as many attendees as in years past, and why it’s so hard to navigate the show floor.  

Don’t miss out on your chance to win a Lattice ECP3 Versa Development Kit. You’ll have to listen to find out how you can win it.

If you like the idea of this new series be sure to drop a comment in the box below.

 

Watch Previous Fish Frys

Fish Fry Links – June 10, 2011

Gary Smith EDA at DAC

Steve Wozinak’s DAC Keynote

Details of Steve Wozinak’s and Steve Jobs’ Atari contract

Lattice ECP3 Versa Development Kit 

Leave a Reply

featured blogs
Jun 14, 2021
Design for Test (DFT) techniques provide measures to test the manufactured device for quality and coverage comprehensively. You might encounter Error or Warning messages while inserting scan during... [[ Click on the title to access the full blog on the Cadence Community sit...
Jun 14, 2021
As a Southern California native, learning to surf is a must. Traveling elsewhere and telling people you’re from California without experiencing surfing is somewhat a surprise to most people. So, I have decided to take up surfing. It takes more practice than most people ...
Jun 10, 2021
Data & analytics have a massive impact on the chip design process; we explore how fast/precise chip data analytics solutions improve IC design quality & yield. The post The Importance of Chip Manufacturing & Test Data Analytics in the Semiconductor Industry ap...
Jun 7, 2021
By Calibre Staff Electrostatic discharge (ESD) is a big worry for integrated circuit (IC) designers,… The post ESD protection verification in 2.5/3D ICs is HARD (or is it?) Our on-demand webinar has the answer appeared first on Design with Calibre....

featured video

What’s Hot: DesignWare Logic Library IP for TSMC N5

Sponsored by Synopsys

Designing for N5? Josefina Hobbs details the latest info and customer results on Logic Library IP for TSMC N5. Whether performance, power, area or routability are your key concerns, Synopsys Library IP helps you meet your toughest design challenges.

Click here for more information about DesignWare Foundation IP: Embedded Memories, Logic Libraries, GPIO & PVT Sensors

Featured Paper

An FPGA-Based Solution for a Graph Neural Network Accelerator

Sponsored by Achronix

Graph Neural Networks (GNN) drive high demand for compute and memory performance and a software only based implementation of a GNN does not meet performance targets. As a result, there is an urgent need for hardware-based GNN acceleration. While traditional convolutional neural network (CNN) hardware acceleration has many solutions, the hardware acceleration of GNN has not been fully discussed and researched. This white paper reviews the latest GNN algorithms, the current status of acceleration technology research, and discusses FPGA-based GNN acceleration technology.

Click to read more

featured chalk talk

Fundamentals of ESD/TVS Protection

Sponsored by Mouser Electronics and Nexperia

ESD protection is a critical, and often overlooked design consideration in many of today’s systems. There is a wide variety of solutions available for ESD protection, and choosing the right one for your design can be a daunting and confusing task. In this episode of Chalk Talk, Amelia Dalton chats with Tom Wolf of Nexperia about choosing the right ESD protection for your next design.

Click here for more information about Nexperia PCMFxUSB3B/C - CMF EMI filters with ESD Protection