fish fry
Subscribe Now

The Design Automation Conference 2011

Gary Smith, The Return of the Woz, and Other Fun Stuff

In this week’s Fish Fry, I dish the dirt on this year’s Design Automation Conference.  I attempt to unravel the mysteries posed by Gary Smith in his annual EDA analysis, and re-hash both the awesome and the uncomfortable moments of this year’s Steve Wozinak keynote.

Also this week, I give some details on the history of the Design Automation Conference, why there don’t seem to be as many attendees as in years past, and why it’s so hard to navigate the show floor.  

Don’t miss out on your chance to win a Lattice ECP3 Versa Development Kit. You’ll have to listen to find out how you can win it.

If you like the idea of this new series be sure to drop a comment in the box below.

 

Watch Previous Fish Frys

Fish Fry Links – June 10, 2011

Gary Smith EDA at DAC

Steve Wozinak’s DAC Keynote

Details of Steve Wozinak’s and Steve Jobs’ Atari contract

Lattice ECP3 Versa Development Kit 

Leave a Reply

featured blogs
Dec 5, 2023
Generative AI has become a buzzword in 2023 with the explosive proliferation of ChatGPT and large language models (LLMs). This brought about a debate about which is trained on the largest number of parameters. It also expanded awareness of the broader training of models for s...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Product Blocked by Supply Chain Woes? Digi XBee® RR to the Rescue!
Sponsored by Mouser Electronics and Digi
In this episode of Chalk Talk, Amelia Dalton and Quinn Jones from Digi investigate the benefits that the Digi XBee RR wireless modules can bring to your next design. We also take a closer look at the migration path from Digi XBee 3 to XBee RR, the design aspects you should keep in mind when moving from the Digi XBee 3 to the RR and how the Digi XBee Multi-programmer can help you get exactly the configuration you need in your next design.
Feb 1, 2023
35,616 views