fish fry
Subscribe Now

Back to the Drawing Board

Intel's New Tablet, er... Laptop and a New Day for Lattice Semiconductor

In this week’s Fish Fry, my special guest is Lattice Semiconductor’s new CEO Darin Billerbeck who has some very interesting things to say about the FPGA market and Lattice’s cultural transformation. 

And, in keeping with the Lattice theme, you’ll want to jump into the competition for this week’s awesome nerdy giveaway – a Lattice ECP3 Versa Development Kit, and as usual you’ll need to tune in to find out how to win.

Also this week, I dig into the details of the new Intel Ultrabook unveiled at Computex and try to find out why the heck other folks are calling this thing a tablet.

If you like the idea of this new series be sure to drop a comment in the box below.

 

Watch Previous Fish Frys

Fish Fry Links – June 3, 2011

Kevin Morris’ article: Leading Lattice – Billerbeck Steers a Fresh Course

Texas Memory Systems

Lattice ECP3 Versa Development Kit 

10 thoughts on “Back to the Drawing Board”

  1. Pingback: homebasedbusiness
  2. Pingback: porno
  3. Pingback: kari satilir
  4. Pingback: Taruhan Bola
  5. Pingback: DMPK
  6. Pingback: sscn.bkn.go.id
  7. Pingback: coehuman.uodiyala

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...