fish fry
Subscribe Now

Back to the Drawing Board

Intel's New Tablet, er... Laptop and a New Day for Lattice Semiconductor

In this week’s Fish Fry, my special guest is Lattice Semiconductor’s new CEO Darin Billerbeck who has some very interesting things to say about the FPGA market and Lattice’s cultural transformation. 

And, in keeping with the Lattice theme, you’ll want to jump into the competition for this week’s awesome nerdy giveaway – a Lattice ECP3 Versa Development Kit, and as usual you’ll need to tune in to find out how to win.

Also this week, I dig into the details of the new Intel Ultrabook unveiled at Computex and try to find out why the heck other folks are calling this thing a tablet.

If you like the idea of this new series be sure to drop a comment in the box below.

 

Watch Previous Fish Frys

Fish Fry Links – June 3, 2011

Kevin Morris’ article: Leading Lattice – Billerbeck Steers a Fresh Course

Texas Memory Systems

Lattice ECP3 Versa Development Kit 

10 thoughts on “Back to the Drawing Board”

  1. Pingback: homebasedbusiness
  2. Pingback: porno
  3. Pingback: kari satilir
  4. Pingback: Taruhan Bola
  5. Pingback: DMPK
  6. Pingback: sscn.bkn.go.id
  7. Pingback: coehuman.uodiyala

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
14,379 views