fish fry
Subscribe Now

Portion Control: Prototypes, Processors and Printed Food

Fish Fry - March 4, 2011

In my Fish Fry this week, I dive into the wild world of FPGA prototyping and offer up an elixir that might just solve all of our prototyping problems. I also investigate a unique new trend that brings processors and FPGA fabric together in off-the-shelf embedded systems and check out a new invention that could bring the Star Trek food replicator to life.  Also this week, I announce the winner of last week’s nerdy giveaway and offer up a new one to chew on. 

If you like the idea of this new series, be sure to drop a comment in the box below. I appreciate all of your comments so far, and we will be working to enhance the Fish Fry each week – as long as you’re watching.


 

Watch Previous Fish Frys

Fish Fry Links – March 4, 2011

Synopsys/Xilinx FPGA Prototyping Manual

FPMM Community

Jim Turley’s Article: Xilinx Zynq Zigs, Zags and Zooms

HSI iSuppli iPad 2 Teardown

3D Printed Food

Microchip Explorer16 Development Board

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...