fish fry
Subscribe Now

ARM, EDA and MachXO, Oh My!

Fish Fry - November 12, 2010

In my Fish Fry this week, I talk about ARM DevCon, the Ultimate EDA tool, Lattice’s new 65nm MachXO2 FPGAs, and… 50 caliber USB drives?  

Join me for this Beta version of our new weekly news wrapup – with my spin on the high-tech news of the week…  Everybody loves Beta test, don’t they?

If you like the idea of this new series, be sure and drop a comment in the box below.  Then maybe we’ll get a little more budget to grow this thing.  

If you don’t like it, please send your comments to spam@techfocusmedia.com.  I’ll get to them right after I refinance my house, refill my online prescriptions, and help out that friendly Nigerian banker that keeps e-mailing me.

OK, seriously – all comments are welcome.  We’ll be working to enhance the FishFry each week – as long as you’re watching.

 

Watch More Fish Frys

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...