editor's blog
Subscribe Now

Photonics at Leti

CEA-Leti, a French research consortium, reviewed their technology projects during Semicon West last week. I got a chance to speak with Leti’s Hughes Metras afterwards to talk a bit about their photonics work.

They see light as being a useful data conduit when information at the rate of around 10 Mbps needs to be carried over 1 km. Using that product – 10 Gbps-m – as a threshold, it means that for small distances on the order of 1 mm, you need to be transferring data at the rate of about 10 Tbps. We’re certainly not there yet – he sees that happening 5-10 years from now.

Their focus is on silicon integration because of the rapid cost improvements that tend to accrue to things associated with silicon just because of the high volumes produced. They’ve worked on all of the individual photonic components, and are now starting to assemble them into systems. They’ve solicited projects from a number of companies and organizations doing work in this area to combine onto multi-project wafers. That not only makes better use of the wafers, but also provides a variety of configurations that help to push the technology in different directions.

When we looked at optical design tools before, we noted that neither Code V nor LightTools could be used to design photonics. I asked about tools: Mr. Metras sees photonics design being incorporated into standard EDA tools. Right now they’re developing PDKs, process rules, and IP blocks, but no standard commercial tools have picked this up yet.

Work in this area is extending beyond consortia. A number of unnamable IDMs are doing work to combine photonics with CMOS, and Leti hopes to announce a major partnership early next year.

A brief summary of Leti’s photonics work can be found here

Leave a Reply

featured blogs
Jul 6, 2020
If you were in the possession of one of these bodacious beauties, what sorts of games and effects would you create using the little scamp?...
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...
Jul 2, 2020
In June, we continued to upgrade several key pieces of content across the website, including more interactive product explorers on several pages and a homepage refresh. We also made a significant update to our product pages which allows logged-in users to see customer-specifi...

featured video

Product Update: What’s Hot in DesignWare® IP for PCIe® 5.0

Sponsored by Synopsys

Get the latest update on Synopsys' DesignWare Controller and PHY IP for PCIe 5.0 and how the low-latency, compact, power-efficient, and silicon-proven solution can enable your SoCs while reducing risk.

Click here for more information about DesignWare IP Solutions for PCI Express

Featured Paper

Cryptography: A Closer Look at the Algorithms

Sponsored by Maxim Integrated

Get more details about how cryptographic algorithms are implemented and how an asymmetric key algorithm can be used to exchange a shared private key.

Click here to download the whitepaper

Featured Chalk Talk

Accelerate HD Ultra-Dense Multi-Row Mezzanine Strips

Sponsored by Mouser Electronics and Samtec

Embedded applications are putting huge new demands on small connectors. Size, weight, and power constraints are combining with new signal integrity challenges due to high-speed interfaces and high-density connections, putting a crunch on connectors for embedded design. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns of Samtec about the new generation of high-performance connectors for embedded design.

More information about Samtec AcceleRate® HD Ultra-Dense Mezzanine Strips: