editor's blog
Subscribe Now

Photonics at Leti

CEA-Leti, a French research consortium, reviewed their technology projects during Semicon West last week. I got a chance to speak with Leti’s Hughes Metras afterwards to talk a bit about their photonics work.

They see light as being a useful data conduit when information at the rate of around 10 Mbps needs to be carried over 1 km. Using that product – 10 Gbps-m – as a threshold, it means that for small distances on the order of 1 mm, you need to be transferring data at the rate of about 10 Tbps. We’re certainly not there yet – he sees that happening 5-10 years from now.

Their focus is on silicon integration because of the rapid cost improvements that tend to accrue to things associated with silicon just because of the high volumes produced. They’ve worked on all of the individual photonic components, and are now starting to assemble them into systems. They’ve solicited projects from a number of companies and organizations doing work in this area to combine onto multi-project wafers. That not only makes better use of the wafers, but also provides a variety of configurations that help to push the technology in different directions.

When we looked at optical design tools before, we noted that neither Code V nor LightTools could be used to design photonics. I asked about tools: Mr. Metras sees photonics design being incorporated into standard EDA tools. Right now they’re developing PDKs, process rules, and IP blocks, but no standard commercial tools have picked this up yet.

Work in this area is extending beyond consortia. A number of unnamable IDMs are doing work to combine photonics with CMOS, and Leti hopes to announce a major partnership early next year.

A brief summary of Leti’s photonics work can be found here

Leave a Reply

featured blogs
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

LEMBAS LTE/GNSS USB Modem from TE Connectivity
In today’s growing IoT design community, there is an increasing need for a smart connectivity system that helps both makers and enterprises get to market quickly. In this episode of Chalk Talk, Amelia Dalton chats with Jin Kim from TE Connectivity about TE’s LEMBAS LTE/GNSS USB Modem and how this plug-and-play solution can help jumpstart your next IoT design. They also explore the software, hardware, and data plan details of this solution and the design-in questions you should keep in mind when considering using the LEMBAS LTE/GNSS USB modem in your design.
Apr 20, 2023
40,742 views