EEJournal

editor's blog
Subscribe Now
March 21, 2012

Find Amelia at ESC/Design West 2012

by Amelia Dalton

EE Journal is rolling out the most fantastic contest EVER! Yes, if I do say so myself…because this year, we are unveiling the super ultra fantastic Contest “FIND AMELIA AT ESC/DESIGN WEST 2012.” The first person who finds me and mentions a MAX V CPLD Development Kit will win a kit of their very own.

findameliamap.png

Here’s the deal:  I will be trolling the expo show floor at ESC/Design West this year. The first person who finds me on the show floor will receive a MAX V CPLD Development Kit and a slew of other awesome goodies from Fish Fry’s generous sponsor Altera. In order to win, you will only need to find me and say “Hey, can I have that MAX V CPLD Development Kit?” (and not something like “Excuse me, miss, can you tell me what time it is?”) then hand me a business card and submit to an interview (mwahahaha) and the kit is yours!

Also, make sure to listen to this week’s Fish Fry (which will be live on Friday). I will be giving out some secret tips on how to find me at the show. 

Click Here for more information about ESC/Design West

Click Here for ESC/Design West Expo Show Hours

 

And the fine print (because there’s always fine print, right?): employees of Altera (and their competitors) are not eligible. People I don’t like are not eligible. 

Leave a Reply

featured blogs
On-Demand Webinar About Adaptive Grid Refinement
May 25, 2023
Register only once to get access to all Cadence on-demand webinars. Unstructured meshing can be automated for much of the mesh generation process, saving significant engineering time and cost. However, controlling numerical errors resulting from the discrete mesh requires ada...
More from Cadence...
Designing Smarter Edge AI Devices with the Award-Winning Synopsys ARC NPX6 NPU IP
May 24, 2023
Accelerate vision transformer models and convolutional neural networks for AI vision systems with the ARC NPX6 NPU IP, the best processor for edge AI devices. The post Designing Smarter Edge AI Devices with the Award-Winning Synopsys ARC NPX6 NPU IP appeared first on New Hor...
More from Synopsys...
Traveling to Turkey?
May 8, 2023
If you are planning on traveling to Turkey in the not-so-distant future, then I have a favor to ask....
More from Max's Cool Beans...

featured video

Automatically Generate, Budget and Optimize UPF with Synopsys Verdi UPF Architect

Sponsored by Synopsys

Learn to translate a high-level power intent from CSV to a consumable UPF across a typical ASIC design flow using Verdi UPF Architect. Power Architect can focus on the efficiency of the Power Intent instead of worrying about Syntax & UPF Semantics.

Learn more about Synopsys’ Energy-Efficient SoCs Solutions

featured contest

Join the AI Generated Open-Source Silicon Design Challenge

Sponsored by Efabless

Get your AI-generated design manufactured ($9,750 value)! Enter the E-fabless open-source silicon design challenge. Use generative AI to create Verilog from natural language prompts, then implement your design using the Efabless chipIgnite platform - including an SoC template (Caravel) providing rapid chip-level integration, and an open-source RTL-to-GDS digital design flow (OpenLane). The winner gets their design manufactured by eFabless. Hurry, though - deadline is June 2!

Click here to enter!

featured chalk talk

Achieving High Power Density with IGBT and SiC Power Modules
Sponsored by Mouser Electronics and Infineon
Recent trends in the inverter market have made high power density, scalability, and ease of assembly more important than ever before. In this episode of Chalk Talk, Amelia Dalton and Abraham Markose from Infineon examine how Easy & Econo power modules from Infineon can help solve common inverter design requirements. They explore the benefits and construction of these modules and how you can take advantage of them in your next design.
Click here for more information about Infineon Technologies EconoDUAL™ 3 IGBT Modules
May 19, 2023
950 views