feature article
Subscribe Now

Wallowing in 68K Nostalgia

Want to Build a New, 40-year-old Computer?

“I don’t like nostalgia unless it’s mine.” – Lou Reed

If the phrase “DTACK grounded” means anything to you, welcome, friend. You are officially a member of the retro-techno computer engineers’ club. Hail fellow well met. 

You’re probably already busy enough with your real job, but if you want a fun diversion, try your hand at building a real, live Motorola 68000-based computer. You build it. You program it. You figure out what to do with it afterwards. 

Better yet, get one of your less-technical friends or colleagues to build it. It’ll be a great teaching tool for them and a fun project for you both. As old as it is, the 68K is still a great microprocessor architecture to learn on. It’s easy to understand, easy to program, and easy to debug. Plus, the 68K doesn’t suffer from weird anomalies that plague some other vintage processors (cough, x86, cough) so it’s less likely to trip up the unwary. 

When I stumbled across Matt Sarnoff’s 68K-Nano project on GitHub my first thought was, “You can still buy 68K chips?” Yup. Turns out, a few of the major distributors still carry 68K-family processors and peripherals, although they helpfully suggest that they’re “not recommended for new designs.” You think? 

Sarnoff’s board includes a genuine 68000 processor chip in a 64-pin DIP package (“for that extra vintage feel”), a pair of SRAMs, a pair of EPROMs, a UART, a bit of 7400-series decoding logic, and a handful of discrete components. If you want, you can add a real-time clock, a CompactFlash interface, and maybe even a video card

His board is remarkably tidy for a homebrew project. You, too, can get that professional look by using the provided PCB layout and silkscreen. Wire-wrapping is also an option, although Sarnoff cautions that some high-speed signals (it has high-speed signals?) may degrade badly if you go that route. Ideally, the system runs at a dizzying 12 MHz. 

Sarnoff’s isn’t even the only 68K single-board computer out there. Engineer Jeff Tranter has also shared his implementation of the notional machine described in this textbook. Tranter offers both wire-wrapped breadboard and double-sided PCB implementations. 

If sourcing components and running wires isn’t your thing, you can buy the ready-made ROSCO (Really Old School Computer) kit for just $30, plus shipping from the UK. ROSCO’s features are about equivalent to those of the other boards because, really, what would you change? 

Why 68K? Because it’s great! Had history played out just a little bit differently we’d probably all be using 68K-based laptops and servers right now. Back when Commodore and Atari made legitimate home computers, and before IBM’s Model 5150 became the de facto standard, the 68K was just about the only 32-bit microprocessor available. Unlike Intel or Zilog, Motorola chose to break compatibility with its 16-bit family and completely overhauled the existing 6800 to make the new 68000. What it lost in backward compatibility it gained in simplicity, orthogonality, and elegance. The 68K had – sorry, still has – a flat register file, a regular instruction set, a linear address map, no memory segmentation, no separate I/O address space, and no particularly weird instructions or addressing modes. If you needed to learn assembly-language programming, the 68K was simple and rational. 

On the hardware side, the 68K’s bus interface was asynchronous, as opposed to the synchronous interfaces used by the 8086 and its ilk. That made building and testing hardware easier because memory and peripherals could be as fast or as slow as you wanted. It’s easy to delay a bus transaction so you can monitor it with an oscilloscope or logic analyzer (or in extreme cases, a voltmeter). Rather than synchronizing everything to a fixed clock, you simply pulsed the DTACK (data transfer acknowledge) signal to indicate that data was ready. Easy. A really fast system using expensive components could drive the active-low DTACK signal almost immediately, hence “DTACK grounded.”

It’s possible that learning 68K hardware design or assembly-level programming isn’t the path to engineering riches that it used to be. Learning ARM or Python or TensorFlow might be a better career choice. But ARM’s reference manual now runs nearly 3000 pages (and costs $1000 on Amazon). What was the R in RISC supposed to stand for, again? 

The 68K, in comparison, is like the Little Tikes version of a processor. In hindsight, it seems almost deliberately designed for ease of learning. It hadn’t accumulated the cruft of backward compatibility or decades of improvements. It’s a time capsule; a vision of what 32-bit computing might have been circa 1980. It’s hard not to miss those days. 

Leave a Reply

featured blogs
Sep 21, 2023
Wireless communication in workplace wearables protects and boosts the occupational safety and productivity of industrial workers and front-line teams....
Sep 21, 2023
Labforge is a Waterloo, Ontario-based company that designs, builds, and manufactures smart cameras used in industrial automation and defense applications. By bringing artificial intelligence (AI) into their vision systems with Cadence , they can automate tasks that are diffic...
Sep 21, 2023
Not knowing all the stuff I don't know didn't come easy. I've had to read a lot of books to get where I am....
Sep 21, 2023
See how we're accelerating the multi-die system chip design flow with partner Samsung Foundry, making it easier to meet PPA and time-to-market goals.The post Samsung Foundry and Synopsys Accelerate Multi-Die System Design appeared first on Chip Design....

Featured Video

Chiplet Architecture Accelerates Delivery of Industry-Leading Intel® FPGA Features and Capabilities

Sponsored by Intel

With each generation, packing millions of transistors onto shrinking dies gets more challenging. But we are continuing to change the game with advanced, targeted FPGAs for your needs. In this video, you’ll discover how Intel®’s chiplet-based approach to FPGAs delivers the latest capabilities faster than ever. Find out how we deliver on the promise of Moore’s law and push the boundaries with future innovations such as pathfinding options for chip-to-chip optical communication, exploring new ways to deliver better AI, and adopting UCIe standards in our next-generation FPGAs.

To learn more about chiplet architecture in Intel FPGA devices visit https://intel.ly/45B65Ij

featured paper

Accelerating Monte Carlo Simulations for Faster Statistical Variation Analysis, Debugging, and Signoff of Circuit Functionality

Sponsored by Cadence Design Systems

Predicting the probability of failed ICs has become difficult with aggressive process scaling and large-volume manufacturing. Learn how key EDA simulator technologies and methodologies enable fast (minimum number of simulations) and accurate high-sigma analysis.

Click to read more

featured chalk talk

Nexperia Energy Harvesting Solutions
Sponsored by Mouser Electronics and Nexperia
Energy harvesting is a great way to ensure a sustainable future of electronics by eliminating batteries and e-waste. In this episode of Chalk Talk, Amelia Dalton and Rodrigo Mesquita from Nexperia explore the process of designing in energy harvesting and why Nexperia’s inductor-less PMICs are an energy harvesting game changer for wearable technology, sensor-based applications, and more!
May 9, 2023
18,022 views