feature article
Subscribe Now

The People’s Processor

Microsemi Rolls Out “Mi-V” RISC-V Ecosystem

The capitalist computing bourgeoisie want to enslave us all with proprietary processing architectures, but the proletariat eventually produces its own processor alternative – an ISA for and by the people, where instruction sets aren’t subject to the whim of the royalty-driven class, and where licensing fees don’t oppress the workers’ BOMs. RISC-V is that ISA – the people’s processor, the unmoving, unwavering instruction set whose implementation carries no fees or encumbrances, whose workings are left to the needs of the engineer, and whose performance isn’t controlled by or limited by the ruling class.

The RISC-V revolution won’t be televised, however. The proletariat just doesn’t have the budget for that sort of thing, so we’ll do our best to bring you the news right here. With ARM Tech Con – an annual celebration of proprietary processor IP and ecosystems – upon us, we’ll take a moment to look at one of the emerging alternatives, on the heels of Microsemi’s announcement of a new RISC-V ecosystem for the company’s FPGA offerings. Now, a for-profit company offering an “ecosystem” for an open-source ISA may seem more “Red Hat” than “Red Square,” but the benefits of an open-source processor can be realized only if there are practical ways that everyday engineers can use them in their designs.

RISC-V is is a standard open-architecture ISA under the governance of the RISC-V Foundation. RISC-V aims to provide portability between silicon platforms, so software written to run on a soft core in an FPGA, for example, could easily work in a subsequent ASIC implementation – even with a different processor implementation of the RISC-V ISA. The open source approach is intended to allow the broad community to evolve processor IP cores at a faster pace than closed ISAs. Also, since the RISC-V IP core is not encrypted, it can be examined and modified, which enables certifications not possible with closed architectures.

Microsemi has long been involved in providing soft-core processors for use in their low-power, high-reliability FPGA families (which came from Microsemi’s acquisition of Actel several years back). The company offers both RISC-V and ARM-based MCU IP – with the royalty for the ARM cores factored into the price of certain devices. RISC-V enables a more straightforward and portable approach, however, if your team is inclined to take a peek outside the normal comfort and security of the well-traveled ARM universe. The Mi-V ecosystem is designed to facilitate just that.

Microsemi says that the new Mi-V ecosystem “brings together a number of industry leaders involved in the development of RISC-V to leverage their capabilities and streamline RISC-V designs for customers.” Microsemi’s PolarFire, RTG4, SmartFusion2 and IGLOO2 field programmable gate array families all support RISC-V processor IP cores. The company’s original RISC-V core clocked in at 2.01 CoreMark and occupied about 10K LUTs. Microsemi has just announced a new, second RISC-V soft core that adds support for single-precision floating point to bolster their lineup. The floating-point version occupies 26K LUTs. There is also a super-minimal 4K LUT version on the drawing board – scheduled for release in early 2018.

Microsemi claims that at 2.01 CoreMark/MHz, their RISC-V outperforms other soft-core processors on the market, including the ARM Cortex M1, MicroBlaze, and NIOS II/EF. Performance is only a small part of the picture, though, since RISC-V could be implemented in just about any FPGA, and the other options are all either commercially licensed or completely proprietary to one FPGA vendor. Clearly the big attraction of RISC-V is its openness.

The Mi-V ecosystem includes the SoftConsole Eclipse IDE, which is common across Microsemi’s ARM and RISC-V offerings, allowing a single debug environment and easy portability of software between the two processor architectures. SoftConsole runs on Linux or Windows, and it is bundled with example projects and RTOSs. There is also a firmware catalog with fully-supported, version controlled, MISRA/Netrino-compliant drivers – complete with release notes and user guides. See, we’re getting away from that open-source stigma already.

Regarding RTOS/OS support – on the open-source side, we’ve got FreeRTOS, Huawei LiteOS, and MyNewt. If you’d rather have commercial support with the RTOS for your open-source processor, you might prefer ExpressLogic’s ThreadX, or SiLabs Micrium µC/OSIII. All of them support the Mi-V RISC-V ecosystem.

There are also some starter design examples targeted to various development boards, including Hello world printf via UART, Interrupt blinky, Touch screen Tic-tac-toe, and a Crypto processor with RISC-V – all available on Github, along with a tutorial called “getting started building a RISC-V” and a “RISC-V Hardware Abstraction Layer to port from ARM Cortex-M.” These resources should provide a good jumping-off point for getting a RISC-V implementaion up and running the first time, or for porting an application from an ARM Cortex-based implementation.

As one might expect, there are several development boards that support the Mi-V RISC-V ecosystem. Microsemi offers one for each of their FPGA families – PolarFire evaluation kit, RTG4 Development kit, and Mi-V IGLOO2 Creative Development Board from Microsemi, as well as the HiFive1 FE310 Arduino Platform from SiFive’s “Freedom Unleashed Platforms.” Each of these boards is compatible with the Mi-V ecosystem, and several more boards are reported to be on the way.

RISC-V offers a solid, viable option for design teams who want to take advantage of the portability, lack of royalties, frozen instruction set, and flexibility in the processor architecture itself. For many applications, these are attributes form a uniquely compelling proposition. Microsemi’s Mi-V brings solid commercial support to RISC-V, which may well be the final tipping point for many commercial projects. It will be interesting to watch.

featured blogs
May 25, 2022
The Team RF "μWaveRiders" blog series is a showcase for Cadence AWR RF products. Monthly topics will vary between Cadence AWR Design Environment release highlights, feature videos, Cadence... ...
May 25, 2022
Explore the world of point-of-care (POC) anatomical 3D printing and learn how our AI-enabled Simpleware software eliminates manual segmentation & landmarking. The post How Synopsys Point-of-Care 3D Printing Helps Clinicians and Patients appeared first on From Silicon To...
May 25, 2022
There are so many cool STEM (science, technology, engineering, and math) toys available these days, and I want them all!...
May 24, 2022
By Neel Natekar Radio frequency (RF) circuitry is an essential component of many of the critical applications we now rely… ...

featured video

EdgeQ Creates Big Connections with a Small Chip

Sponsored by Cadence Design Systems

Find out how EdgeQ delivered the world’s first 5G base station on a chip using Cadence’s logic simulation, digital implementation, timing and power signoff, synthesis, and physical verification signoff tools.

Click here for more information

featured paper

Intel Agilex FPGAs Deliver Game-Changing Flexibility & Agility for the Data-Centric World

Sponsored by Intel

The new Intel® Agilex™ FPGA is more than the latest programmable logic offering—it brings together revolutionary innovation in multiple areas of Intel technology leadership to create new opportunities to derive value and meaning from this transformation from edge to data center. Want to know more? Start with this white paper.

Click to read more

featured chalk talk

Seamless Ethernet to the Edge with 10BASE-T1L Technology

Sponsored by Mouser Electronics and Analog Devices

In order to keep up with the breakneck speed of today’s innovation in Industry 4.0, we need an efficient way to connect a wide variety of edge nodes to the cloud without breaks in our communication networks, and with shorter latency, lower power, and longer reach. In this episode of Chalk Talk, Amelia Dalton chats with Fiona Treacy from Analog Devices about the benefits of seamless ethernet and how seamless ethernet’s twisted single pair design, long reach and power and data over one cable can solve your industrial connectivity woes.

Click here for more information about Analog Devices Inc. ADIN1100 10BASE-T1L Ethernet PHY