feature article archive
Subscribe Now

A Flexible Solution for Industrial Ethernet

This white paper describes the use of FPGA devices to deliver a multi-standard Industrial Ethernet capability from a single printed circuit board implementation. The benefits of FPGA implementation are described and an overview of the FPGA development flow, tools, and technology used to create a universal but easy to maintain solution is given.

Introduction

< … Read More → "A Flexible Solution for Industrial Ethernet"

Using FPGAs to Render Graphics and Drive LCD Interfaces

This paper describes the use of FPGAs to add a LCD and GUI display to any embedded system. Unlike fixed processor device implementations, this approach is scalable and can support any display interface. Graphics can be generated by any external processor, an embedded processor, or a hardware graphics acceleration engine integrated into the same FPGA design as the display graphics controller. The benefits of FPGA implementation and available tools and IP are described, and … Read More → "Using FPGAs to Render Graphics and Drive LCD Interfaces"

Video Processing on FPGAs for Military Electro-Optical/Infrared Applications

This white paper explores Altera’s low-power FPGA platform and the video design solutions that address the military’s complex, power-budget-constrained EO/IR design challenges and significantly increase designer productivity.

Author: Suhel Dhanani, Sr. Manager, Digital Signal Processing

Mr. Dhanani is responsible for DSP … Read More → "Video Processing on FPGAs for Military Electro-Optical/Infrared Applications"

Decrease Total System Costs with Industry’s Lowest Cost, Lowest Power FPGAs

Corporate objectives, such as increasing profits and sales revenue while utilizing R&D efficiently, are putting severe pressure on today’s design engineering teams. The resulting system level challenges-lowering the cost of new and existing products with fewer people and resources in less time-can be addressed by using a FPGA-based design philosophy. A system architecture using FPGAs as a key component not only reduces new product-development R&D costs but also the … Read More → "Decrease Total System Costs with Industry’s Lowest Cost, Lowest Power FPGAs"

Energy-Aware Appliance Platform: A New Approach to Home Energy Control

By integrating Altia’s Design and DeepScreen GUI development tools suite, Echelon’s Power Line Smart Transceiver and ShortStack API, and the Altera Cyclone III FPGA and Nios II embedded processor, developers have a powerful platform for developing cost-effective, yet robust energy aware solutions. These solutions allow homeowners to monitor appliance energy use via a home area network, appliance manufacturers to provide improved service to customers, and utility companies to lower energy consumption via the … Read More → "Energy-Aware Appliance Platform: A New Approach to Home Energy Control"

Implementing a Cost-Effective Human-Machine Interface for Home Appliances

Traditionally, human-machine interfaces (HMIs) for home appliances have been composed of mechanical devices such as buttons and knobs, coupled with display indicators such as light-emitting diodes (LEDs) and vacuum fluorescent displays (VFDs). Today there is a massive transformation occurring throughout the home appliance and consumer device markets. As the cost of liquid crystal displays (LCDs) drops due to the proliferation of LCD technology in televisions, computers, automobiles, and mobile devices, LCDs with highly interactive … Read More → "Implementing a Cost-Effective Human-Machine Interface for Home Appliances"

Enabling Design Separation for High-Reliability and Information-Assurance Systems

Traditionally, system designs achieve reliability through redundancy, leading to increased component count, logic size, system power, and cost. Altera’s design separation feature meets these conflicting power, size, and functionality needs while maintaining high reliability and information assurance. The use of FPGAs has grown from the glue logic interfaces of the past to the advanced information-processing systems used by core Internet routers and high-performance computing systems.

Read More → "Enabling Design Separation for High-Reliability and Information-Assurance Systems"

FPGAs at 40nm and >10 Gbps: Jitter-, Signal Integrity-, Power-, and Process-Optimized Transceivers (REVISED)

This paper describes key technologies that enable Stratix IV GT FPGAs to deliver the performance and capabilities necessary to support 40G/100G applications with integrated 11.3 Gbps transceivers. These include the LC-based oscillator and decision-feedback equalization (DFE) at 40 nm for ultra-low jitter FPGA transceivers. Furthermore, the transceiver architecture, including clocking and clock data recovery (CDR) technologies, are highlighted, as well as performance validation results.

Read More → "FPGAs at 40nm and >10 Gbps: Jitter-, Signal Integrity-, Power-, and Process-Optimized Transceivers (REVISED)"

Implementing a Multirate Uncompressed Video Interface for Broadcast Applications

The emergence of the high-definition (HD) 1080p video standard has presented some formidable design challenges for broadcast system engineers. While HD broadcasting now is established as the de facto standard for video broadcast around the world, new production equipment still must be able to handle the legacy of standard-definition (SD) and 1080i interfaces. This puts equipment manufacturers under pressure to build a cost-effective video interface solution that can handle multi-rate video.

< … Read More → "Implementing a Multirate Uncompressed Video Interface for Broadcast Applications"

Evolving the Coverage-Driven Verification Flow

Over the past decade, coverage-driven verification has emerged as a means to deal with increasing design complexity and ever more constrained schedules. Among the benefits of the new methodology — a dramatically expanded set of verification metrics and tools providing much improved visibility into the verification process. However, coverage-driven verification flows are still beset by challenges, includng how to efficiently achieve coverage closure. Matthew Ballance describes … Read More → "Evolving the Coverage-Driven Verification Flow"

featured blogs
Feb 6, 2026
In which we meet a super-sized Arduino Uno that is making me drool with desire....