feature article
Subscribe Now

DARPA Funds Space Lasers to Bring Non-Sectarian Internet Communications to Outer Space

Have you noticed that low-Earth orbit (LEO) is getting crowded? Several companies are developing globe-spanning satellite networks to provide Internet access to every square inch of the Earth’s surface. Elon Musk’s SpaceX and Starlink may be the most visible venture, but other entrants in this derby include Amazon’s Project Kuiper, SpaceLink, Viasat, and Telesat. On the one hand, it’s going to be very handy to have multiple companies competing to spread Internet-based communications everywhere. On the other hand, there’s an issue of compatibility that’s raising its ugly head. All of these companies are developing their own communication satellite constellation networks, and it’s very apparent that the satellites within each constellation will be communicating with each other to minimize latency through the network. It’s also quite apparent that the links among these satellites will be based on optical communications. In other words, space lasers.

One of the worries being raised at the moment is the lack of a standard protocol for the inter-satellite optical comms. Sure, satellites within one vendor’s constellation will likely be able to communicate with the other satellites, at least until the next optical communications stack upgrade, but there’s no standard protocol in sight that would allow satellites from different vendors to communicate with each other. But would that not be a good idea?

One organization that thinks compatibility would be a good idea is the latest incarnation of the US government agency that started this whole Internet thing. That would be DARPA, the Defense Advanced Research Projects Agency. DARPA’s predecessor, ARPA (that’s DARPA minus the “D” for “defense” because, back then, the “D” was silent) funded the development of the ARPANET – the Internet’s predecessor – back in 1966. ARPANET is where we got packet switching, distributed network control, and the TCP/IP protocol that are the bedrock foundational technologies of today’s Internet.

DARPA’s trying to avoid the networking situation we had in the 1970s and 1980s, where many computer companies had developed mutually incompatible networking protocols. Digital Equipment Corporation (DEC) had DECnet. IBM had SNA (Systems Networking Architecture) and used a token-ring protocol. Telephone carriers like AT&T were using ISDN. Depending on your perspective, ISDN reportedly meant “Integrated Services Digital Network,” “I See Dollars Now,” or “I Still Don’t Know.” Datapoint pushed its ARCNET (Attached Resource Computer Network). General Motors played with a Token Bus networking protocol for a while. And then, of course, Xerox PARC developed Ethernet, which was so successful that Xerox exited the computer business altogether.

DARPA would prefer that history not repeat itself in space, where no one can hear you scream, so the agency has a new program designed to bring some organization to the situation. The project’s name is Space-Based Adaptive Communications Node program, abbreviated as Space-BACN, and, of course, pronounced “space bacon,” which is not to be confused with regular BACN, the US Air Force’s Battlefield Airborne Communications Node. See, we’re well on the way to minimizing confusion here.

According to DARPA’s Website, the Space-BACN initiative “aims to create a low-cost, reconfigurable optical communications terminal that adapts to most optical intersatellite link standards, translating between diverse satellite constellations.”

It seems, at present, that DARPA is not trying to develop one standard inter-satellite networking standard. That’s probably a very good idea because these are early days and the experimentation is still ongoing. Instead, DARPA seems to want to develop a universal optical modem for satellites that can be readily adapted to a range of protocols.

Space-BACN Phase 0, already completed, developed an architectural design. Phase 1, which consists of three “Technical Areas,” is now underway. Technical Area 1 (TA1) aims to develop a flexible, low-SWaPC (size, weight, power, cost) optical aperture or optical head, which is responsible for pointing acquisition, target tracking, and optical transmit and receive functions. Here be lasers. The three companies that DAPRA selected for TA1 are CACI, MBRYONICS, and Mynaric.

TA2’s goal is to develop a reconfigurable optical modem that supports data rates to 100 Gbps on a single wavelength of light. TA2 electronics connect to the TA1 space lasers via optical fiber. The DARPA-selected TA2 participants include II-VI Aerospace and Defense, Arizona State University, and Intel Federal, LLC.

TA3 will “identify critical command and control elements required to support cross-constellation optical intersatellite link communications and develop the schema necessary to interface between Space-BACN and commercial partner constellations.” The companies participating in TA3 are the satellite constellation suppliers: Space Exploration Technologies (SpaceX), Telesat, SpaceLink, Viasat, and Kuiper Government Solutions, an Amazon subsidiary.

The TA2 effort needs to develop several capabilities, and I discussed those needs with Jose Alvarez, a Senior Director in the Intel office of the CTO, representing the Intel Programmable Solutions Group. That’s the group within Intel responsible for FPGAs. Alvarez explains that Intel is working on the optical modem’s electronic section, which will require significant DSP capabilities to implement the modem’s FEC (forward error correction) algorithm and to compensate for the Doppler effects on light. After all, the orbiting satellites are moving fast enough for relativistic effects to become apparent. These DSP capabilities are likely to be based on FPGA implementations for the foreseeable future, at least until there’s enough experience to codify the algorithms into standards.

In addition, Intel is engaging technologists from its Assembly Test Technology Development (ATTD) division and researchers from Intel Labs. For its role in the TA2 effort, Intel plans to develop three new chiplets that will be integrated into an MCP (multi-chip package) device using Intel’s EMIB (embedded multi-die interconnect bridge) and AIB (advanced interface bus) packaging technologies. EMIB and AIB technologies are commercially proven Intel packaging technologies that the company has used for years to manufacture its most advanced processors and FPGAs. The most extensive use of these packaging technologies is in the company’s Ponte Vecchio device, which combines 47 active chiplets into one package to create its GPGPU for high-performance computing (aka supercomputers).

The three planned chiplets include:

  • A DSP/FEC chiplet implemented with the Intel 3 process, which is currently Intel’s most advanced digital process node.
  • A data converter, optical transimpedance amplifier (TIA), and driver chiplet implemented with the Intel 16 process node, which includes RF FinFETs that can be used for analog RF signal processing, high-speed data converters, TIAs, and drivers.
  • A photonic IC (PIC) chiplet based on Tower Semiconductor’s photonic process technologies that can implement low-loss waveguides and etched V-groove mechanical interfaces for optical fiber.

Intel has started its Phase 1 part of the TA2 program, beginning with the design of the three chiplets, and they are working with the other performers to fully define the interfaces between the system components in each of the other technical areas. Phase 1 will last 14 months and conclude with a preliminary design review. After Phase 1 concludes, DARPA will select Phase 1 participants from the first two technical areas to participate in an 18-month Phase 2 project to develop engineering design units based on the Phase 1 work. All this work will hopefully produce interoperable satellite constellations in the coming years.

Leave a Reply

featured blogs
Nov 29, 2023
Cavitation poses a formidable challenge to modern boat design, especially for high-speed sailing vessels participating in events like America's Cup , Vendee Globe , and Route du Rhum . Hydrofoils, in particular, are susceptible to cavitation, which can cause surface dama...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Advantech Edge Gateways for Equipment Monitoring
Sponsored by Mouser Electronics and Advantech
One of the biggest challenges with equipment monitoring today includes one critical question: How do I integrate multiple data formats from different devices, equipment, meters, and sensors into my system? In this episode of Chalk Talk, Amelia Dalton chats with Eric Wang from Advantech about how the Advantech WISE-EdgeLink solution can help you navigate the challenges of data collection in edge applications. They also take a closer look at the benefits of the Advantech WISE-EdgeLink smart gateway family and show you how to get started using one of these smart gateways in your next edge application. 
Mar 1, 2023