feature article
Subscribe Now

Choices On Top of Choices

Tensilica Fusion DSP Core Geared for Low-Power Devices

“Embedded” has a new spelling, and it’s written IoT.

Tensilica is a company that made its name as an early pioneer of tweak-it-yourself microprocessors. Actually, the name itself is a play on the words “tensile” (as in, stretchable) and “silicon,” which pretty well encapsulates the company’s unique selling proposition. Its microprocessor IP is just like any you’d get from ARM or MIPS or anyone else – except that it’s not. Instead of delivering you a prepackaged CPU core, Tensilica instead hands you a configuration tool. Pick your instruction set, pick your bus width, pick your execution resources, and the Tensilica tool will generate a custom CPU for you on the fly. It’s the whiteboard of processor product roadmaps.

EDA giant Cadence liked Tensilica so much it bought the company. Which kinda makes sense, since most EDA companies also supply IP, and Tensilica was already kind of an EDA tool company anyway. Synopsys acquired fellow configurable-processor company ARC, and Mentor Graphics acquired Accelerated Technology, Microtec Research, and others. It’s what big EDA companies do.

So now that Tensilica is a brand underneath the Cadence umbrella, it’s started to roll out new CPU core designs they have created post-acquisition. And the first of these is Fusion. Fusion is really more of a DSP than a conventional RISC CPU, and it’s intended – like everything these days – for the dreaded Internet of Things. (How long before our descendants make fun of us for using that phrase? “Gee, Gramps, did you also have the ‘Highway of Cars’ or the ‘River of Boats?’”)

Because Fusion is IoT-bound, it’s designed for efficiency, small die area, and low power. None of these characteristics are quantifiable, of course, because we’re talking about IP, not finished chips, and user-configurable IP at that. So objective measurements are mostly nonexistent.

What Fusion does do is to pare down some of the more exotic configurability options that Tensilica’s other CPU cores support, and those that wearable IoT gadgets presumably don’t need. But wait – if it’s user-configurable, couldn’t you get the same result by making those same changes to an existing Tensilica CPU? Well, yes and no. Tensilica’s configurability has limits, and the same CPU framework doesn’t work ideally in all situations. Thus, Tensilica offers separate varieties of its CPU prewired for different application areas, and then lets you tweak it from there. It’s a bit like selecting the truck, the sports car, or the sedan and then haggling over the options. Narrow down the choice first, and then fine-tune the preferences. Fusion is the choice for data-acquisition and/or wireless communication on a budget.

Being DSP-like, Fusion has a quad MAC, which can be configured (naturally) a number of different ways, from dual 24×24 to single 32×32, with variations in between. Fusion also sports a single-precision floating-point unit, with a dual-issue pipeline that can dispatch integer operations at the same time as FP ops.

Fusion is also equipped to handle crypto work, including AES-128, but it’s not done by a dedicated hardware cryptography block. Instead, the CPU processes crypto operations as part of its basic instruction set, should you choose to configure it to do so. That’s part of the fun of a user-configurable processor: you get to decide what it’s good at. Baseband bit operations are handled the same way.

The real magic of a user-configurable processor isn’t really in the hardware; it’s creating a compiler and other software tools that don’t break every time the customer changes something. Tensilica has this all figured out, of course. The compiler is auto-generated at the same time that the hardware netlist is, so they always match. And there are certain core features and instructions that you can’t remove. In other words, the configuration tool prevents you from creating a nonworking processor, or one that’s incompatible with everything else in the world. A stripped-down, bare-minimum configuration still runs real code and real operating systems. You get to add options on top of that, including your own home-grown features and instructions, if you wish. After making your design choices, you push the big red GO button, and Cadence’s big computer back at headquarters cranks out your custom processor, along with the relevant software tools. 

So now your IoT processor can be different from everyone else’s IoT processor. Even if the marketing message is probably just the same. 

Leave a Reply

featured blogs
Oct 19, 2020
We'€™re proud to see that many expert verification teams exploit the powers of UVM vr_ad, in implementing intricate verification environments in e . The vr_ad is an open source package, part of UVM- e... [[ Click on the title to access the full blog on the Cadence Communit...
Oct 16, 2020
Another event popular in the tech event circuit is PCI-SIG® DevCon. While DevCon events are usually in-person around the globe, this year, like so many others events, PCI-SIG DevCon is going virtual. PCI-SIG DevCons are members-driven events that provide an opportunity to le...
Oct 16, 2020
If you said '€œYes'€ to two of the items in the title of this blog -- specifically the last two -- then read on......
Oct 16, 2020
[From the last episode: We put together many of the ideas we'€™ve been describing to show the basics of how in-memory compute works.] I'€™m going to take a sec for some commentary before we continue with the last few steps of in-memory compute. The whole point of this web...

featured video

Demo: Low-Power Machine Learning Inference with DesignWare ARC EM9D Processor IP

Sponsored by Synopsys

Applications that require sensing on a continuous basis are always on and often battery operated. In this video, the low-power ARC EM9D Processors run a handwriting character recognition neural network graph to infer the letter that is written.

Click here for more information about DesignWare ARC EM9D / EM11D Processors

Featured Paper

The Cryptography Handbook

Sponsored by Maxim Integrated

The Cryptography Handbook is designed to be a quick study guide for a product development engineer, taking an engineering rather than theoretical approach. In this series, we start with a general overview and then define the characteristics of a secure cryptographic system. We then describe various cryptographic concepts and provide an implementation-centric explanation of physically unclonable function (PUF) technology. We hope that this approach will give the busy engineer a quick understanding of the basic concepts of cryptography and provide a relatively fast way to integrate security in his/her design.

Click here to download the whitepaper

Featured Chalk Talk

Electrification of the Vehicle

Sponsored by Mouser Electronics and KEMET

The automotive technology revolution has arrived, and with it - new demands on components for automotive applications. Electric vehicles, ADAS, connected cars, and autonomous driving put fresh demands on our electrical and electronic parts. In this episode of Chalk Talk, Amelia Dalton chats with Nick Stephen of KEMET about components for the next generation of automobiles.

More information about KEMET Electronics ALA7D & ALA8D Snap-In Capacitors