feature article
Subscribe Now

Choices On Top of Choices

Tensilica Fusion DSP Core Geared for Low-Power Devices

“Embedded” has a new spelling, and it’s written IoT.

Tensilica is a company that made its name as an early pioneer of tweak-it-yourself microprocessors. Actually, the name itself is a play on the words “tensile” (as in, stretchable) and “silicon,” which pretty well encapsulates the company’s unique selling proposition. Its microprocessor IP is just like any you’d get from ARM or MIPS or anyone else – except that it’s not. Instead of delivering you a prepackaged CPU core, Tensilica instead hands you a configuration tool. Pick your instruction set, pick your bus width, pick your execution resources, and the Tensilica tool will generate a custom CPU for you on the fly. It’s the whiteboard of processor product roadmaps.

EDA giant Cadence liked Tensilica so much it bought the company. Which kinda makes sense, since most EDA companies also supply IP, and Tensilica was already kind of an EDA tool company anyway. Synopsys acquired fellow configurable-processor company ARC, and Mentor Graphics acquired Accelerated Technology, Microtec Research, and others. It’s what big EDA companies do.

So now that Tensilica is a brand underneath the Cadence umbrella, it’s started to roll out new CPU core designs they have created post-acquisition. And the first of these is Fusion. Fusion is really more of a DSP than a conventional RISC CPU, and it’s intended – like everything these days – for the dreaded Internet of Things. (How long before our descendants make fun of us for using that phrase? “Gee, Gramps, did you also have the ‘Highway of Cars’ or the ‘River of Boats?’”)

Because Fusion is IoT-bound, it’s designed for efficiency, small die area, and low power. None of these characteristics are quantifiable, of course, because we’re talking about IP, not finished chips, and user-configurable IP at that. So objective measurements are mostly nonexistent.

What Fusion does do is to pare down some of the more exotic configurability options that Tensilica’s other CPU cores support, and those that wearable IoT gadgets presumably don’t need. But wait – if it’s user-configurable, couldn’t you get the same result by making those same changes to an existing Tensilica CPU? Well, yes and no. Tensilica’s configurability has limits, and the same CPU framework doesn’t work ideally in all situations. Thus, Tensilica offers separate varieties of its CPU prewired for different application areas, and then lets you tweak it from there. It’s a bit like selecting the truck, the sports car, or the sedan and then haggling over the options. Narrow down the choice first, and then fine-tune the preferences. Fusion is the choice for data-acquisition and/or wireless communication on a budget.

Being DSP-like, Fusion has a quad MAC, which can be configured (naturally) a number of different ways, from dual 24×24 to single 32×32, with variations in between. Fusion also sports a single-precision floating-point unit, with a dual-issue pipeline that can dispatch integer operations at the same time as FP ops.

Fusion is also equipped to handle crypto work, including AES-128, but it’s not done by a dedicated hardware cryptography block. Instead, the CPU processes crypto operations as part of its basic instruction set, should you choose to configure it to do so. That’s part of the fun of a user-configurable processor: you get to decide what it’s good at. Baseband bit operations are handled the same way.

The real magic of a user-configurable processor isn’t really in the hardware; it’s creating a compiler and other software tools that don’t break every time the customer changes something. Tensilica has this all figured out, of course. The compiler is auto-generated at the same time that the hardware netlist is, so they always match. And there are certain core features and instructions that you can’t remove. In other words, the configuration tool prevents you from creating a nonworking processor, or one that’s incompatible with everything else in the world. A stripped-down, bare-minimum configuration still runs real code and real operating systems. You get to add options on top of that, including your own home-grown features and instructions, if you wish. After making your design choices, you push the big red GO button, and Cadence’s big computer back at headquarters cranks out your custom processor, along with the relevant software tools. 

So now your IoT processor can be different from everyone else’s IoT processor. Even if the marketing message is probably just the same. 

Leave a Reply

featured blogs
Dec 3, 2021
Believe it or not, I ran into John (he told me I could call him that) at a small café just a couple of evenings ago as I pen these words....
Dec 3, 2021
The annual Design Automation Conference (DAC) is coming up December 5th to 9th, next week. It is in-person in San Francisco's Moscone Center West. It will be available virtually from December... [[ Click on the title to access the full blog on the Cadence Community site...
Dec 1, 2021
We discuss semiconductor lithography and the importance of women in engineering with Mariya Braylovska, Director of R&D for Custom Design & Manufacturing. The post Q&A with Mariya Braylovska, R&D Director, on the Joy of Solving Technical Challenges with a...
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...

featured video

Synopsys & Samtec Demo PCIe 6.0 IP, Connector & Cable Systems for AI Hardware Designs

Sponsored by Synopsys

This demo features Synopsys’ DesignWare PHY IP for PCIe 6.0, performing at maximum channel loss, with Samtec's connectors in a configurable, GPU-based AI/ML system.

Click here for more information about DesignWare IP for PCI Express (PCIe) 6.0

featured paper

Enabling Industry 4.0 with Low Power, Secure & Reliable Microcontrollers

Sponsored by Analog Devices

With the manufacturing and industrial markets becoming smarter and marching towards Industry 4.0, the newest Ultra Low Power & Secure Microcontrollers become an essential part of achieving the fastest, most secure, and highest reliability designs for these markets. Maxim's portfolio of MCUs are offered in a variety of low complexity packaging options, with the latest security features, Error Correcting Code on memories, and many other features which help designers make the most out of their products.

Click to read more

featured chalk talk

Yield Explorer and SiliconDash

Sponsored by Synopsys

Once a design goes to tape-out, the real challenges begin. Teams find themselves drowning in data from design-process-test during production ramp-up, and have to cope with data from numerous sources in different formats in the manufacturing test supply chain. In this episode of Chalk Talk, Amelia Dalton chats with Mark Laird of Synopsys in part three of our series on the Silicon LifeCycle Management (SLM) platform, discussing how Yield Explorer and SiliconDash give valuable insight to engineering and manufacturing teams.

Click here for more on the Synopsys Silicon Lifecycle Management Platform