feature article
Subscribe Now

Sending Out an SOS

Revival of an Old Technology

When doing your undergrad work in electrical engineering in college, you focus on what’s mainstream. If you’re studying semiconductors, that would mean silicon and CMOS. But you typically get exposed to exotic sideline things as well, just so that you know they’re there. And yes, occasionally they are on the final. Just to see if you were paying attention.

For me, one of those was silicon-on-sapphire (SOS). You’d see reference to it here and there, and it had great promise for… something fast. I didn’t pay much attention (I probably got that problem wrong on the final), and I never had need to pay closer attention once I got into the industry to do real work. At that time, the mainstream was bipolar, with CMOS coming on strong. ECL had some traction and was struggling to remain relevant. SOS figured nowhere in any of the things I was dealing with.

And at some point, I stopped hearing about it. And, eventually, years later, I started hearing about a similar thing, silicon-on-insulator (SOI). I figured that sapphire, while certainly qualifying as an insulator, simply hadn’t made the grade and had been replaced by silicon with an oxide layer.

Now, the fact that I lose track of something doesn’t mean that nothing’s happening. It just means that I might get caught by surprise to find out that something I thought to be dead was, in fact, being revived. What got my attention was news of an antenna-tuning technology from Peregrine Semiconductor and Taoglas. Built on SOS. And as I looked around to see what else was going on, it would seem that Peregrine dominates the current SOS reincarnation. I did find reference to another company, Silanna, that claims to make SOS products as well, but I had to look harder for that (and, had I looked harder yet, I might have found more… And looking at Silanna’s website, it doesn’t appear to have been updated since 2010… but doesn’t say they’re gone… technically). But most leads point to Peregrine.

In this situation, you figure there is one of two things going on. On the one hand, perhaps this company has been trying to keep the SOS dream alive, refusing to accept defeat and keeping the artificial respirator and feeding tube in there in a desperate attempt to prove that this thing can indeed work because if it doesn’t, well, in the words of a nascent officer and gentleman, “We got no place else to go!” On the other hand, maybe they figured something out to change what had been a no-go technology into something viable.

Peregrine would definitely place themselves in the second category. So what is it that they’ve done? The answer to that question also begs the question, “What was the problem before?” It also screams for an answer to the question, “Why are we bothering with this anyway?”

So let’s take these in opposite order, starting with what’s useful about SOS. After all, silicon has covered most bases due to its ubiquity and the resulting cost effectiveness of silicon-based chips. Why do we need something exotic? I suppose the answer would vary in specifics according to the application, but the upshot is that capacitance is much lower, providing better isolation for sensitive high-speed circuits. In particular, wires handling high-speed analog signals; things like RF.

GaAs is often used for such circuits, but as Peregrine tells it, GaAs is fast during the 10-90% part of a transition, but slow for the extreme 10% regions, while SOS is fast 0-100%. GaAs has no complementary technology, creating more of a static power issue (not good for phones!). It also has a high VBE, analogous to the VT of a FET, and this makes it hard to stack transistors when implementing logic, especially with voltages dropping. So a commercially-viable SOS CMOS process could address those deficiencies.

The other big benefit of SOS – one that the military has exploited despite high costs – is that such circuits are rad hard. So they do exist, a few of them, anyway, circling above your head at this very moment.

There are also some interesting things you can do with SOS because sapphire is transparent when polished. For example, if you backlap a metalized wafer to a nice sheen, you can cut metal on the front side by blasting lasers through the backside. Granted, that’s one of those odd characteristics that you might have to think about for a few minutes before coming up with reasons why someone might actually want to do that. Other than that it’s kinda cool.

But here’s the thing with SOS: when you grow silicon epitaxially on the sapphire substrate (typically about a 100-nm layer), well, the interface between the silicon and sapphire can be something of a mess if you’re not careful. The substrate is cut from a single-crystal sapphire ingot, but not along what might be the traditional axis. It’s cut at an angle along what they call the r-plane (I suspect “r” stands for “rhombohedral” based on one reference I saw). In that plane, the lattice matches silicon’s common [100] orientation lattice remarkably well. So lattice mismatch isn’t a big issue (as it is with so many other hybrid materials).

The silicon is deposited at temperatures in the range of 1000-1200 °C. So, of course, you’re going to have a cooling phase afterwards to get things back down to room temperature. And that’s where the damage happens: sapphire’s thermal coefficient of expansion (TCE) is about three times that of silicon. This is not good, creating all kinds of defects and killing yields. Using a thicker silicon layer helps, as “twin” defects cancel each other, but performance demands a thin layer, so you can’t rely on that.

The other traditional challenge comes from aluminum, since sapphire itself is Al2O3. Aluminum deposits may contaminate the interface in the early stages of deposition. Also not good.

These are the main things that have kept SOS out of serious consideration. So what’s changed? First of all, a faster initial deposition rate allows the silicon to stay ahead of the aluminum, keeping the silicon at the boundary cleaner.

But more importantly, Peregrine uses a special implant/anneal step after cool-down. They implant silicon ions (being careful to keep the energy down so as not to shoot them all the way into the sapphire substrate and screw it up). This makes the silicon layer amorphous; they then recrystallize by heating to about 900 °C for an anneal, and it would seem that these vagabond ions compensate for the dislocation stress as they settle into their new homes in the re-formed crystal lattice. They call this process “solid-phase epitaxy” (SPE).

The result is a sapphire-silicon interface of much higher quality, meaning you can make circuits that yield, meaning that costs come way down. This is the essence of what differentiates what they call their UltraCMOS process from prior attempts at commercial SOS. Actually, to be fair, they do say that the use of sapphire for white LEDs has also driven the cost of SOS down by establishing another high-volume market.

And so Peregrine is marketing a variety of circuits that benefit from the characteristics of SOS. And, in fact, they’ve been doing this for a while; one source I saw dated the SPE process to 1990. It’s still not something you hear much about unless you’re specifically in the space they serve, and it’s not like a host of other companies have moved in to share the bounty. Still and all, if they do their jobs right, then those SOS questions on the final just might matter.


More info:

Peregrine Semiconductor


10 thoughts on “Sending Out an SOS”

  1. Pingback: GVK Biosciences
  2. Pingback: Bdsm
  3. Pingback: ppg reguler
  4. Pingback: vitro pharmacology
  5. Pingback: DMPK
  6. Pingback: free slots

Leave a Reply

featured blogs
Oct 29, 2020
'€˜Conserve Power' is a series of blogs that gives a sneak peek into the world of low power verification. It uncovers the functionality and potential of Virtuoso Power Manager, which lets you... [[ Click on the title to access the full blog on the Cadence Community si...
Oct 28, 2020
You rarely get to hear people of this caliber talk in this '€œfireside chat'€ manner, so I would advise younger engineers to take the time to listen to these industry luminaries....
Oct 27, 2020
Back in January 2020, we rolled out a new experience for component data for our discrete wire products. This update has been very well received. In that blog post, we promised some version 2 updates that would better organize the new data. With this post, we’re happy to...
Oct 23, 2020
[From the last episode: We noted that some inventions, like in-memory compute, aren'€™t intuitive, being driven instead by the math.] We have one more addition to add to our in-memory compute system. Remember that, when we use a regular memory, what goes in is an address '...

featured video

Better PPA with Innovus Mixed Placer Technology – Gigaplace XL

Sponsored by Cadence Design Systems

With the increase of on-chip storage elements, it has become extremely time consuming to come up with an optimized floorplan with manual methods. Innovus Implementation’s advanced multi-objective placement technology, GigaPlace XL, provides automation to optimize at scale, concurrent placement of macros, and standard cells for multiple objectives like timing, wirelength, congestion, and power. This technology provides an innovative way to address design productivity along with design quality improvements reducing weeks of manual floorplan time down to a few hours.

Click here for more information about Innovus Implementation System

featured Paper

New package technology improves EMI and thermal performance with smaller solution size

Sponsored by Texas Instruments

Power supply designers have a new tool in their effort to achieve balance between efficiency, size, and thermal performance with DC/DC power modules. The Enhanced HotRod™ QFN package technology from Texas Instruments enables engineers to address design challenges with an easy-to-use footprint that resembles a standard QFN. This new package type combines the advantages of flip-chip-on-lead with the improved thermal performance presented by a large thermal die attach pad (DAP).

Click here to download the whitepaper

Featured Chalk Talk

Nano Pulse Control Clears Issues in the Automotive and Industrial Markets

Sponsored by Mouser Electronics and ROHM Semiconductor

In EV and industrial applications, converting from high voltages on the power side to low voltages on the electronics side poses a big challenge. In order to convert big voltage drops efficiently, you need very narrow pulse widths. In this episode of Chalk Talk, Amelia Dalton chats with Satya Dixit from ROHM about new Nano Pulse Control technology that changes the game in DC to DC conversion.

More information about ROHM Semiconductor BD9V10xMUF Buck Converters