feature article
Subscribe Now

A Benchmark That Measures Nothing

EEMBC and Volkswagen Add Sanity to Power-Saving Modes

Well, this is different: A benchmark that doesn’t measure performance. The newest benchmark to come out of EEMBC (the Embedded Microprocessor Benchmark Consortium) isn’t designed to measure MIPS or megahertz, but instead is geared toward quantifying a chip’s power-saving modes. And Volkswagen and other automakers are deeply interested in the outcome.

Here’s what happened. VW, like all automakers, consumes a bunch of microcontrollers in its cars. In addition to the familiar VW brand, VW also owns Audi, Lamborghini, Bentley, Porsche, Bugatti, the Spanish brand SEAT, the Eastern European Skoda nameplate, Scania trucks, and Ducati motorcycles. In short, the company makes a lot of vehicles, from very high-end exotics to very low-end commuter boxes.

And you know what problem VW’s engineers face? They can’t make sense of microcontrollers’ low-power modes.

I can see their point. Every MCU seems to have two or three different power-saving modes, from “sleep” and “snooze” to “hibernate” or “comatose.” No two sleep modes are the same, and there’s no standardization whatsoever on what they’re called or how they work. An engineer can easily spend hours or days scrutinizing the datasheet to figure out what power-saving modes will work best for them – and that’s assuming all the claims made in the datasheet are correct and relevant to your application. Factor in another few weeks for testing the various modes, and you might develop enough confidence to actually use the chip in your system.

Then, of course, all that research goes out the window when you upgrade to the next chip.

Back to VW. The company scatters microcontrollers all over its vehicles, from engine and powertrain controllers to MCUs that handle the rear view mirror (seriously). The average car has over a dozen MCUs in it, and a high-end Audi, Lamborghini, or Bugatti can easily top 100. Most of those MCUs sleep most of the time. The chip that monitors the trunk to see if it’s latched, for example, might ping the sensor only once per second. The rest of the time, it’s monitoring the car’s battery temperature, or checking that the taillights aren’t burnt out, or – more than likely – just asleep. With dozens of similar MCUs dotted all over the car, their power consumption starts to add up. This is especially troubling with the increased emphasis on gas mileage and fuel efficiency, and doubly troubling when you get to electric vehicles (which VW is also developing). It’s not hard to eat up a couple of horsepower just generating DC current for all those microcontrollers.

Performance isn’t a big deal for most of these MCUs. After all, how hard is it to check the trunk latch? But sleep-mode power consumption is, and so is wakeup time. Does the chip retain all of its internal state information in sleep mode, or just the SRAM contents? Can I wake it with a timer, or does it require an interrupt? Will it awaken fast enough to catch traffic on the CAN bus, or do I need to keep it awake more often? All these questions, and more, were troubling VW’s engineers.

In a reversal of roles, VW approached EEMBC to ask for help developing a suite of benchmarks that would help the German automaker make sense of rival MCU vendors’ competing claims. VW supplied some of its own sensor data gleaned from in-house testing, while EEMBC came up with a vendor-neutral way to take that input and provide some sort of score for grading power modes.

Here’s how the test works: An MCU under scrutiny will have its inputs (say, CAN or an ADC) connected to a signal generator that mimics VW’s real-world data. The MCU vendor (Microchip, Renesas, Freescale, et al) gets to decide which of its many available power-saving modes is most suitable for that application. EEMBC randomizes the input data a little bit to prevent gaming the system, and checks to see if the MCU wakes up in time to perform all the necessary tasks, and, if so, how much energy it consumed. Assuming the chip passes, VW might (or might not) award the win to the most power-efficient chip. If the MCU fails for any reason, it’s hasta la vista, baby and on to the next MCU.

Why wouldn’t VW always pick the most power-efficient chip? For the same reasons you don’t. Sometimes it’s better to stick with one particular chip family or architecture because you prefer their development tools, or you get a break on pricing, or you just like the salesperson. Benchmarks don’t dictate behavior, they just inform our decisions. And VW has to make a lot of these decisions.

Remarkably, the company often clings to older MCUs and avoids upgrading simply because of the drama involved in qualifying a new chip. New silicon inevitably has newer, better power-saving modes, but it’s such a nuisance to document and test them that VW often doesn’t bother. They’re leaving energy efficiency on the table because it’s too much trouble to quantify it. That’s the real value of EEMBC’s new benchmark suite. It makes new chips interesting again, instead of an irritation. And that should, uh, drive more innovation. 

Leave a Reply

featured blogs
Oct 5, 2022
The newest version of Fine Marine - Cadence's CFD software specifically designed for Marine Engineers and Naval Architects - is out now. Discover re-conceptualized wave generation, drastically expanding the range of waves and the accuracy of the modeling and advanced pos...
Oct 4, 2022
We share 6 key advantages of cloud-based IC hardware design tools, including enhanced scalability, security, and access to AI-enabled EDA tools. The post 6 Reasons to Leverage IC Hardware Development in the Cloud appeared first on From Silicon To Software....
Sep 30, 2022
When I wrote my book 'Bebop to the Boolean Boogie,' it was certainly not my intention to lead 6-year-old boys astray....

featured video

PCIe Gen5 x16 Running on the Achronix VectorPath Accelerator Card

Sponsored by Achronix

In this demo, Achronix engineers show the VectorPath Accelerator Card successfully linking up to a PCIe Gen5 x16 host and write data to and read data from GDDR6 memory. The VectorPath accelerator card featuring the Speedster7t FPGA is one of the first FPGAs that can natively support this interface within its PCIe subsystem. Speedster7t FPGAs offer a revolutionary new architecture that Achronix developed to address the highest performance data acceleration challenges.

Click here for more information about the VectorPath Accelerator Card

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

E-Mobility: Electronic Challenges and Solutions

Sponsored by Mouser Electronics and Würth Elektronik

The future electrification of the world’s transportation industry depends on the infrastructure we create today. In this episode of Chalk Talk, Amelia Dalton chats with Sven Lerche from Würth Elektronik about the electronic challenges and solutions for today’s e-mobility designs and EV charging stations. They take a closer look at the trends in these kinds of designs, the role that electronic parts play in terms of robustness, and how Würth’s REDCUBE can help you with your next electric vehicle or EV charging station design.

Click here for more information about Würth Elektronik Automotive Products