Achieving 1066-MHz DDR3 Performance With Advanced Silicon and Memory IP

by Kevin Morris

FPGA applications are demanding higher memory bandwidth and greater performance. To meet these requirements, we offer external memory solutions that are faster, better, and easier to use.

In this 15-minute webcast, you’ll learn:

How we achieved 1066-MHz DDR3 interfaces in our 28-nm Stratix® V FPGAs.
How we enhanced our memory intellectual property (IP) through extensive verification and more accurate timing models.
How you can achieve higher productivity with our memory solutions.

One thought on “Achieving 1066-MHz DDR3 Performance With Advanced Silicon and Memory IP”

I did understand, may be, 40% of the words spoken. You may have a good presentation , but the spoken language is very poor.

Thanks
Nick

Traditional verification methods are failing today's complex IC designs, which require a proactive, early-stage analysis approach. A shift-left methodology addresses IP block integration challenges and the limitations of traditional simulation and ERC tools. Insight Analyzer detects hard-to-find leakage issues across power domains, enabling early analysis without full simulation. Identify inefficiencies earlier to reduce rework, improve reliability, and enhance power performance.

Click to read more!

featured chalk talk

What’s Driving Zephyr’s Momentum

Sponsored by Mouser Electronics and NXP Semiconductors

In this episode of Chalk Talk, Brendon Slade from NXP and Amelia Dalton explore what Zephyr makes unique, how it compares to other RTOS options, and how its design philosophy enables developers to scale from simple prototypes to production-ready systems with confidence.

Click here for more information about NXP Semiconductors Zephyr™ OS for Edge Connected Devices

May 4, 2026

642 views

Achieving 1066-MHz DDR3 Performance With Advanced Silicon and Memory IP

Related

One thought on “Achieving 1066-MHz DDR3 Performance With Advanced Silicon and Memory IP”