feature article
Subscribe Now

A New Cut at DRC

Polyteda Resets Run-Times

DRC sometimes feels like one of those sleepy, familiar technologies that’s been around forever and isn’t going to surprise you. Well, I don’t know if something’s in the water, but over the last few weeks there’s been a flurry of DRC-related activity. While some of the news involves well-known names in the biz (the best-known name being Mentor, with their overwhelmingly dominant Calibre tool), a newcomer is trying to redefine the space a bit.

The company is Polyteda, and they’ve developed a different approach to DRC. They call it One-Shot DRC, and they claim significant run-time improvements with the new product, PowerDRC.

Here’s how they see the problem with DRC today: DRC goes through these waves of being adequate, and then, as designs get bigger and more complex, the tools get bogged down, with run-times increasing faster than linearly with design size. And then something new comes along to reset the process, which repeats over time.

First it was flat DRC: the entire design was run as a single uniform entity. When that ran out of steam, hierarchical DRC was introduced. That was eventually bolstered by multi-host/multicore DRC.

Which is now running out of steam.

The problem is partly due to the hierarchical approach itself. As the layers are checked, the hierarchy has to be processed over and over, which takes a lot of time. To make matters worse, there’s not just one hierarchy, but two: a logical hierarchy and a physical hierarchy. Those two are mostly well correlated, but not perfectly. And those imperfections slow things down, and, in particular, they make the run-time much less predictable.

New, more complex checks are also making things tougher. Proximity effects are now important; antenna checks also add to the burden.

As a result, some designs are taking a week to get through DRC.

Polyteda is going at it a different way. They go to great pains to articulate that their approach is not hierarchical and it’s not flat: it’s partitioned. Rather than working layer by layer (or a few layers at a time), they break the design up into blocks, and each block is completely DRC checked, including all layers, in one go – hence the “one-shot” moniker.

They start with one block (the lower left) and, when it’s done, move to an adjacent block, passing along boundary information. This allows some level of parallelism, since, after the bottom left block, the one above and to the right can be done at the same time (and so forth as the “wave” of finished blocks sweeps northeast).

They use the hierarchy where beneficial, but it’s not strictly hierarchical DRC. They process it only once, at the beginning, which saves a lot of time. The fact that they’re not doing it hierarchically particularly helps with the top metal layers, which tend to be higher in the hierarchy. By contrast, using the hierarchy benefits the diffusion layers, where connections and effects tend to be more local.

Where they say they also shine is with designs that are less structured, more “random.” These tend to have the most complex hierarchy, which is more difficult for traditional hierarchical approaches.

The determination of the block size is handled by the tool based on the number of “objects” in the design. The number of objects in a block is typically more than dozens, and it may get into the thousands for 28-nm technology. 90- and 65-nm technologies have less object density.

The number of objects is a critical measure of the size of the design for this approach. They claim that their run-time is linear with the number of objects, independent of structure or hierarchy. This makes the run-time much more predictable. It can also change the nature of this historical DRC wave. Their historical run-time charts show that prior generations have seen run-times grow supra-linearly with design size. The fact that PowerDRC run-times are linear suggests that this particular wave might last longer before needing a refresh.

Polyteda provided some benchmark results to bolster their claims. Antenna checks were called out separately, as they saw particularly large gains – anywhere from 4X to 12X on the three designs they showed, with the 12X one saving over 37 hours of run time just on the antenna check.

Overall, the runtimes improved 2X-4X, with the large 4X-improved design saving over 100 hours.

They’ve also come up with a new language called XactCheck for writing rules. While this still allows traditional types of checks, they claim that it better expresses complex rules, including some model-based rules, so that the rule decks are shorter. They support two categories of rules: standard DRC rules and DFM rules. They also have pattern matching on their roadmap.

Of course, any time you come up with a new approach, you have to prove that your solution is giving the right answers, and this is done by benchmarking the new approach against existing “golden” reference designs. Those golden designs are ones that are “known” to be clean. So the new tool should agree that they’re clean.

What Polyteda has actually found out, however, is that sometimes their tool doesn’t think that those designs are as clean as everyone else seems to think. The assumption, then, is that the new tool is wrong and must be fixed. That is, until they go and look at the failures that were flagged – which turn out to be accurate: they were missed by the original DRC process.

This puts the foundries in an awkward position: they really don’t want to re-open something that’s running fine and raise the possibility of a yield issue. So, according to Polyteda, the foundries are not necessarily open to admitting that the new tool is more accurate. Polyteda, however, is confident that they’re getting the right answers.

And you need confidence with a gambit like this. It’s a gutsy move to enter a mature market against a 70%-market-share behemoth. You have to be extremely well differentiated, with dramatic, not incremental, advantages. Polyteda thinks they’ve got that; it’s now up to the salesguys to see if they’re right.


More info:

Polyteda PowerDRC

Leave a Reply

featured blogs
Dec 5, 2023
Introduction PCIe (Peripheral Component Interconnect Express) is a high-speed serial interconnect that is widely used in consumer and server applications. Over generations, PCIe has undergone diversified changes, spread across transaction, data link and physical layers. The l...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured webinar

Rapid Learning: Purpose-Built MCU Software Tools for Data-Driven Embedded IoT Systems

Sponsored by ITTIA

Are you developing an MCU application that captures data of all kinds (metrics, events, logs, traces, etc.)? Are you ready to reduce the difficulties and complications involved in developing an event- and data-centric embedded system? This webinar will quickly introduce you to excellent MCU-specific software options for developing your next-generation data-driven IoT systems. You will also learn how to recognize and overcome data management obstacles. Register today as seats are limited!

Register Now!

featured chalk talk

Advancements in Motor Efficiency Enables More Sustainable Manufacturing
Climate change is encouraging the acceleration of sustainable and renewable manufacturing processes and practices and one way we can encourage sustainability in manufacturing is with the use of variable speed drive motor control. In this episode of Chalk Talk, Amelia Dalton chats with Maurizio Gavardoni and Naveen Dhull from Analog Devices about the wide ranging benefits of variable speed motors, the role that current feedback plays in variable speed motor control, and how precision measurement solutions for current feedback can lead to higher motor efficiency, energy saving and enhanced sustainability.
Oct 19, 2023