feature article
Subscribe Now

The Dichotomy Of Power

Less is More, More is Too Much, and Harnessing The World Around Us

In my Fish Fry this week, I try to unravel the “aloha” of electronic engineering terminology; what we can do to make more power, use less power, and how we can measure exactly how much power our design is using – or is going to use. In this “power” themed episode, I investigate Microsemi’s new solar energy announcement, look into a cool new way to create wave energy and offer up some ideas on how we can use less energy in system designs. I also check out a new tool that will help you understand the the power budget of your next design and reflect upon a very old technology being re-born in today’s modern shipping technology.

If you like the idea of this new series, be sure to drop a comment in the box below. I appreciate all of your comments so far, and we will be working to enhance the Fish Fry each week – as long as you’re watching.


 

Watch Previous Fish Frys

Fish Fry Links – March 11, 2011

Microsemi Announces Comprehensive Solar Technology Portfolio

Neptune Wave Power

NXP Press Release

Exar Press Release

Energy Micro Gecko microcontroller Press Release

Bryon Moyer’s Article: Mini-Meter Modeling the Power Minutiae of your Chip

SkySails – Kite Powered Cargo Ships

Microchip Explorer16 Development Board 

Leave a Reply

featured blogs
Nov 30, 2023
No one wants to waste unnecessary time in the model creation phase when using a modeling software. Rather than expect users to spend time trawling for published data and tediously model equipment items one by one from scratch, modeling software tends to include pre-configured...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Littelfuse Protection IC (eFuse)
If you are working on an industrial, consumer, or telecom design, protection ICs can offer a variety of valuable benefits including reverse current protection, over temperature protection, short circuit protection, and a whole lot more. In this episode of Chalk Talk, Amelia Dalton and Pete Pytlik from Littelfuse explore the key features of protection ICs, how protection ICs compare to conventional discrete component solutions, and how you can take advantage of Littelfuse protection ICs in your next design.
May 8, 2023
26,504 views