feature article
Subscribe Now

LatticeECP3 Device Is First Low Cost FPGA to Support Broadcom HiGigTM Protocol

HILLSBORO, OR–(Marketwire – November 29, 2010) – Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of the HiGig™ MAC IP core for its award winning, low cost LatticeECP3™ FPGA family. Multiple individual devices interconnected via the HiGig protocol operate as one logical network, seamlessly providing features like quality of service (QoS), mirroring and link aggregation. The HiGig MAC ensures that the Media Access rules specified in the 802.3ae IEEE standard and HiGig Protocol definitions are met while transmitting a frame of data over Ethernet. On the receive side, it extracts the different components of a frame and transfers them to higher applications through a FIFO interface. With this new Lattice IP core, designers will be able to implement low cost network solutions using Broadcom devices. 

Compliant with Broadcom HiGig and HiGig2™ protocol definitions, the HiGig MAC IP core has a 64-bit wide internal data path operating at a maximum frequency of 156 MHz on the LatticeECP3 FPGA. The core provides XGMII and XAUI interfaces to the PHY layer and supports variable-sized packet transmission with fixed-sized messaging capability (HiGig2 only). With multicast address filtering and 16-bit statistics counters, the core requires approximately 4100 FPGA look-up tables (LUTs) for HiGig implementations and approximately 4700 FPGA LUTs for HiGig2 implementations.

“Broadcom continues to expand the vibrant HiGig ecosystem and we are pleased to welcome Lattice to the growing number of partners that support HiGig,” said John Mui, Senior Product Line Manager at Broadcom Corporation. “The low power LatticeECP3 FPGA family, coupled with the HiGig IPcore from Lattice, provides a cost effective platform for interfacing with Broadcom devices, enabling high speed Ethernet solutions for the Service Provider, Data Center and Enterprise markets.”

 “The small footprint HiGig MAC IP core will help designers develop bridging and switching solutions with Broadcom devices,” said Lalit Merani, Lattice Senior Product Marketing Manager. “This is another example of how Lattice has responded to the needs of its customers by focusing on low-cost and low-power design with the LatticeECP3 FPGA family.”

The HiGig MAC IP core developed by Lattice is supported by Lattice’s IPexpress™ FPGA design tool module. Included as a standard feature in the Lattice Diamond™ design environment, the IPexpress module significantly reduces design time by allowing IP parameterization and timing analysis on the designer’s desktop. This allows users to customize Lattice’s extensive library of IP functions for their unique applications, integrate them with their proprietary FPGA logic designs and evaluate the overall device operation via simulation and timing analysis prior to making any IP purchase commitments.

Pricing and Availability

The HiGig MAC IP core is available now and can be ordered through Lattice sales with a low list price of $5,000. For more information about the IP core please visit http://www.latticesemi.com/products/intellectualproperty/ipcores/higigethernetmac/index.cfm.

About the LatticeECP3 FPGA Family

The LatticeECP3 FPGA family is comprised of five devices that offer standards-compliant multi-protocol 3.2G SERDES, DDR1/2/3 memory interfaces and high performance, cascadable DSP slices that are ideal for high performance RF, baseband and image signal processing. Toggling at 1Gbps, the LatticeECP3 FPGAs also feature fast LVDS I/O as well as embedded memory of up to 6.8 Mbits. Logic density varies from 17K LUTs to 149K LUTs with up to 586 user I/O. The LatticeECP3 FPGA family is ideally suited for deployment in high volume cost- and power-sensitive wireline and wireless infrastructure applications.

About Lattice Semiconductor

Lattice is the source for innovative FPGAPLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com.

Leave a Reply

featured blogs
Aug 18, 2022
It takes the proverbial village to build complex chips and systems these days. Imagination and Cadence are critical parts of the ecosystem that build many of the technologies that make our life as consumers more productive, comfortable, and safe. In my career, I had run into ...
Aug 17, 2022
Learn about digital twins and their impact on the automotive industry, including earlier development and testing for automotive SoCs, ADAS, ECUs, and more. The post Driving the Future of Innovation in Automotive with Digital Twins for Electronic Systems Development appeared ...
Jul 27, 2022
It's easy to envisage a not-so-distant future when sophisticated brain-computer interfaces become available for general-purpose infotainment use....

featured video

Making Cars Safe, Secure, and Reliable

Sponsored by Cadence Design Systems

Cadence has worked closely with customers to meet the challenges of designing and verifying automotive components, subsystems, and entire systems. A holistic design approach ensures that the vehicle meets performance requirements while adhering to automotive quality, safety, and security standards early in the design cycle. Discover Cadence innovations specifically around CFD and thermal, system analysis, PCB/ECU design, processor IP, system verification, functional safety and 3D-IC design.

Click here to learn more

featured chalk talk

Machine-Learning Optimized Chip Design -- Cadence Design Systems

Sponsored by Cadence Design Systems

New applications and technology are driving demand for even more compute and functionality in the devices we use every day. System on chip (SoC) designs are quickly migrating to new process nodes, and rapidly growing in size and complexity. In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalfe about how machine learning combined with distributed computing offers new capabilities to automate and scale RTL to GDS chip implementation flows, enabling design teams to support more, and increasingly complex, SoC projects.

Click here for more information about Cerebrus Intelligent Chip Explorer