feature article
Subscribe Now

Intel’s Stellarton Mixes CPU and FPGA

It’s a floor wax! It’s a dessert topping! Wait—it’s both!

Intel and Altera have made a deal to distribute a new chip that’s both an Intel processor and an Altera FPGA in one. In fact, it’s literally that: an Intel processor and an Altera FPGA in the same package. From the outside, it looks like one chip. Underneath, it’s actually two separate chips that are just cohabitating.

Intel used to call it by the code name Stellarton, but it’s now officially known as the Atom E600C processor family. It puts two separate silicon chips in the same package so that you can, uh, save a package. There’s no particular “synergy” between the two chips, in the sense that they don’t do anything together they couldn’t already do separately. That’s okay; nobody’s claiming breakthrough technology here. What the two companies are claiming is that you’ll save board space, time, and development headaches. Personally, I’ve got my doubts.

First, the technical details. The processor in question is the existing Atom E600 “Tunnel Creek” chip we talked about a few months ago (see Embedded Technology Journal, 9/14/2010). It’s a fairly speedy x86 processor with a lot of integrated I/O. The E600’s most notable features are probably its graphics controller, DDR2 memory interface, and PCI Express controller. It’s a pretty decent all-in-one chip if you like x86 processors and are willing to pay Intel prices. The downside of Tunnel Creek, as we mentioned at the time, is that it’s not really a single-chip chip. It requires two outboard clock- and interrupt-managers, and it usually requires a “south bridge” chip as well. So, in its native habitat, the E600 is more of a two- to four-chip proposition.

Over on the FPGA side, Altera is supplying its Arria II GX chip. This is Altera’s midrange FPGA fabric, with about 55,000 logic elements, some DSP blocks, and a half-dozen serial transceivers. In short, it’s a solid FPGA with good support.

Now, the bad news. The new E600C (the C is for “configurable”) is expensive. Pricing for the 1.0-GHz chip starts at $72 for the commercial-temperature part in 1,000-unit quantities. The 1.3-GHz chip is $97, and asking for the industrial-temp version adds about $8 to your bill. That compares to a starting price of just $29 for Tunnel Creek without the FPGA.

The old saying that two can live as cheaply as one apparently doesn’t apply to housing silicon. Welding that Altera FGPGA next door to the Intel processor doubles the price. Remember, the E600C is exactly the same chip as the E600. They’re not just similar; they really are the same silicon. So the bump in price is due entirely to the FPGA logic. That stuff ain’t cheap. Stated another way, both chips take equal credit for Stellarton’s high price.

That’s the economic bad news. There are also some technical quirks that suggest this marriage might have been a bit rushed. The Atom processor and the Arria FPGA communicate over a two-lane PCI Express bus. Fair enough—except that Arria doesn’t have a PCI Express interface. So your first order of business is to configure the FPGA to have one, using—get this—third-party IP. Altera doesn’t even provide an in-house PCI Express interface. The good news is, Intel does provide it with your E600C purchase, so at least you don’t have to go shopping for batteries on Christmas Day.

This embarrassing little kludge suggests that Altera and Intel are likely working on a next-generation Stellarton that includes a PCI Express interface on both chips. Or it could be some other type of interface; it doesn’t really matter as long as both chips support it equally well. It would be nice to have one that doesn’t eat into the user-configurable FPGA logic like the current implementation. And that doesn’t hijack the processor’s only PCI Express interface (so you can forget about using PCI Express in your application).

Support? That comes from Intel. Since the E600C is an Intel-branded part, it’s only right that Intel should provide all the support, including FPGA-related questions. Obviously, Altera is “involved” in helping Intel, as one Altera spokesman put it, but it’s all behind the scenes. As far as any customers need be concerned, it’s all Intel’s baby.

Intel’s PR trumpets this as the company’s first “configurable” processor, but that’s stretching things a bit. You can’t configure the processor at all. You can’t add or remove instructions, change buses, add function units, juggle registers, or any of the other options that actual configurable processors like Stretch, Synopsys, or Tensilica offer. You can’t even configure the peripherals or I/O interfaces. All Stellarton allows you do to is configure the FPGA living next door, which you could do all along. The E600C is configurable only in the sense that there’s an FPGA in the same package as the processor.

That’s okay. People have been using fixed processors with configurable FPGAs for a long time. It’s like chocolate and peanut butter: two things that go well together. Combing the two makes perfect sense… except that it often doesn’t. Altera, Xilinx, and other companies have tried (sometimes repeatedly) to combine FPGAs with CPUs and have often found the combination was unsuccessful. We’ve covered that topic before, so I won’t repeat all the arguments. The short version is, you have to like the processor and the FPGA if you’re going to like the combination. You also have to be sure you’re not going to want to upgrade one without the other. The E600C is obviously a package deal; you can’t change the processor without changing the FPGA, and vice versa.

If you’re happy with that combination, go ahead and give the E600C a try. 

8 thoughts on “Intel’s Stellarton Mixes CPU and FPGA”

  1. Pingback: the long game app
  2. Pingback: DMPK Studies
  3. Pingback: agen bola terbesar
  4. Pingback: bandar judi

Leave a Reply

featured blogs
Nov 27, 2023
Most design teams use the schematic-driven connectivity-aware environment of Virtuoso Layout XL. However, due to the reuse of legacy designs, third-party tools, and the flexibility of the Virtuoso platform, a design can lose binding and connectivity. Despite the layout being ...
Nov 27, 2023
Qualcomm Technologies' SVP, Durga Malladi, talks about the current benefits, challenges, use cases and regulations surrounding artificial intelligence and how AI will evolve in the near future....
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Automated Benchmark Tuning
Sponsored by Synopsys
Benchmarking is a great way to measure the performance of computing resources, but benchmark tuning can be a very complicated problem to solve. In this episode of Chalk Talk, Nozar Nozarian from Synopsys and Amelia Dalton investigate Synopsys’ Optimizer Studio that combines an evolution search algorithm with a powerful user interface that can help you quickly setup and run benchmarking experiments with much less effort and time than ever before.
Jan 26, 2023
36,100 views