feature article
Subscribe Now

Lattice Announces Update To ispLever FPGA Design Tool Suite

HILLSBORO, OR – OCTOBER 12, 2010 – Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of Service Pack 1 for Version 8.1 of its ispLEVER®FPGA design tool suite.  Service Pack 1 is an important update for designers targeting mid-range LatticeECP3™ devices using the ispLEVER tool suite.

Updated Support for the LatticeECP3 FPGA Family

Service Pack 1 updates the device values to production characterized silicon for the entire LatticeECP3 family, including the more recently announced ECP3-35EA and ECP3-17EA devices. With SP1, power calculation, static timing analysis, timing simulation and simultaneous switching noise calculation will report results that even more accurately reflect the behavior of the actual production device. 

Support for New Platform Manager Devices

In conjunction with the upcoming release of PAC-Designer® 6.0 software, ispLEVER 8.1 Service Pack 1 supports the new programmable mixed signal Platform Manager™ devices, which are also being announced today.  For new users, a free version of this design flow will be available with the Starter version of ispLEVER 8.1 SP1 software. 

About the ispLEVER Design Tool Suite

Lattice Diamond™ FPGA design software is now the flagship design environment for the latest Lattice FPGA products; however, ispLEVER software support continues as users migrate their FPGA projects.  The ispLEVER software provides a complete set of powerful tools for all design tasks, including project management, IP integration, design planning, place and route, in-system logic analysis and more.  The ispLEVER software can no longer be purchased separately; however, a Lattice Diamond Subscription License also enables access to the ispLEVER environment.  Synopsys’ Synplify Pro advanced FPGA synthesis is included for all operating systems supported, and Aldec’s Active-HDL Lattice Edition simulator is included for Windows. 

Pricing and Availability

The ispLEVER 8.1 Service Pack 1 tool suite for Windows and Linux users is available immediately without charge for ispLEVER 8.1 users. 

About Lattice Semiconductor

Lattice is the source for innovative FPGAPLD, programmable Power Management and Clock Management solutions.  For more information, visit www.latticesemi.com 

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

What’s Driving Zephyr’s Momentum
In this episode of Chalk Talk, Brendon Slade from NXP and Amelia Dalton explore what Zephyr makes unique, how it compares to other RTOS options, and how its design philosophy enables developers to scale from simple prototypes to production-ready systems with confidence.
May 4, 2026
2,284 views