feature article

## Lyric Semiconductor Debuts “Probability Logic”

The old joke has finally come true: the AND, OR, and XOR gates are finally being joined by the “maybe gate.”

Boston-based startup Lyric Semiconductor has taken the wraps off its “probability logic,” a new kind of digital circuit based on Bayesian, rather than Boolean, arithmetic. Although the phrase might sound iffy and unpredictable, a sort of rehash of fuzzy logic, Lyric’s gates are actually completely reliable and deterministic. The difference is that they integrate the likelihood of an input as well as its state. The company says its new class of logic is useful for error correction, Web searches, genome sequencing, and more.

Compared to a standard Boolean exclusive-OR function, Lyric’s is both superficially the same and fundamentally different. It takes two inputs and produces one output. So far, so good. But the output isn’t simply a true/false condition based on the instantaneous state of the two input bits. Instead, Lyric’s XOR determines the probability that its two inputs are true or false. In electronic terms, probability is based on the number of electrons flowing through the inputs—the current, in other words.

In that sense, Lyric’s logic gates are analog, not digital, circuits. While that’s technically true, it’s also misleading. At some fundamental level, all digital circuits are analog. Lyric’s differ only quantitatively, not qualitatively. They make use of minor electrical differences that most digital circuits are designed to ignore. By leveraging this lost information, Lyric’s logic gates can make better-informed decisions. And that leads to smaller and more-efficient circuits.

Figure 1: A probabilistic exclusive-OR function. In Lyric Semiconductor’s new probability logic, the likelihood of two inputs (x and y) is weighed along with their values to produce output z.

The company’s business plan is to license its IP for now and then become a fabless chip company in a few years. Lyric’s initial offering is a “hard” IP macro for an error-correction circuit called LEC (for Lyric error correction). Compared to typical all-digital error-correction circuits, Lyric says its LEC is an amazing 30x smaller while also being 10x more power efficient. That’s a huge difference, and enough to make designers take notice. Error-correction circuits are widespread in networking applications, but they’re also commonly embedded in flash memory chips, where they compensate for natural variations and errors in fabrication. In short, Lyric is looking at a potentially high-volume market.

LEC is currently implemented only in TSMC’s 180nm process technology, so potential licensees are limited to that foundry and process node, at least for now. Since most flash vendors make their own parts and don’t use TSMC, that limits LEC’s appeal among those high-volume manufacturers. On the other hand, fabless chip companies that put flash into their 180nm chips might find Lyric’s circuit interesting.

In contrast to most IP vendors today, Lyric doesn’t offer LEC in a “soft,” or synthesizable, form. That’s because the Bayesian circuits require some experienced hand-tweaking during the layout and design phase. Lyric is happy to offer that service to interested licensees, but LEC is not simply another RTL block that can be synthesized into a larger device. With special capabilities come special requirements.

The Next Steps

Down the road, Lyric’s much more ambitious goal is to produce its own “probability processor,” a standalone CPU chip that directly executes Lyric’s own programming language, called DMPL. The language is Lyric’s own creation, designed specifically to complement its logic and processor designs. DMPL programmers can describe a program’s rules and constraints, rather than defining the exact process as procedure as with most programming languages. A program to solve Sudoku puzzles, for example, has only a dozen lines of source code, of which only about four are significant. Lyric’s probability processor would automatically iterate on all possible solutions within the outlined constraints, eventually (one hopes) arriving at one or more possible answers.

The technology is impressive, at least on paper, but the challenges will be daunting. There’s no shortage of good microprocessors on the market already, and an even greater supply of clever engineers designing more. The problem is not supply; it’s demand. The processor market is notoriously tough to crack, and the industry is littered with the hollowed-out corpses of technically brilliant microprocessor startups that failed to survive. Good technology, it turns out, is the least-reliable indicator of success. Winning the hearts and minds of potential programmers and engineers isn’t easy; they have little incentive to try something new, and even less patience with unproven suppliers.

Even so, there’s always room for breakthroughs, and perhaps Lyric’s plan to ease into the market with its error-correction circuitry will help pave the way. If the company can establish credibility (and build cash flow) though IP licensing, it may convince satisfied customers to take a look at its processor. Probably.

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

# Dramatically Improve PPA and Productivity with Generative AI

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.