feature article
Subscribe Now

Xilinx Redefines Power, Performance, and Design Productivity with Three New 28 nm FPGA Families:Virtex-7, Kintex-7, and Artix-7 Devices

Three new Xilinx product families leverage the unprecedented power, performance, and capacity enabled by TSMC’s 28 nm high-k metal gate (HKMG), high performance,low power (HPL) process technology and the unparalleled scalability afforded by the FPGA industry’s first unified silicon architecture to provide a comprehensive platform base for next-generation systems.

Today, thanks in large part to the exceptional power/performance characteristics of TSMC’s 28 nm HKMG process, coupled with innovative engineering at both the silicon and software levels, Xilinx has pushed the leading edge to unparalleled levels in system power and performance, capacity, and price with the introduction of the Xilinx® 7 series: Virtex®-7, Kintex™-7, and Artix™-7 families. Coupled with the proven EasyPath™ cost-reduction technology, these new families deliver unprecedented value for next-generation system designers.

The steady migration of FPGA families to new process nodes every two years or so has produced enormous improvements in performance, capacity, and power. In 2008,

Xilinx introduced Virtex-6 FPGAs, which offered 11.13 Gb/s transceivers, supporting over 1 Tb/s aggregate bandwidth, and 2,016 DSP slices, running up to 600 MHz. The largest Virtex-6 device offers 760,000 logic cells, making it the reference for FPGA customers developing ASIC prototyping and emulation applications. Virtex-6 FPGAs were also the first Xilinx product family designed to support voltage scaling, resulting in a 55% total power reduction compared to the previous-generation 65 nm product offerings.

Click here to download this whitepaper.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Connecting the World Through Space
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Ryan Jennings from Qorvo and Amelia Dalton explore the critical components and design challenges inherent in LEO satellite infrastructure and how Qorvo’s solutions are enabling the next generation of space-based connectivity. 
Mar 30, 2026
25,375 views