feature article
Subscribe Now

CAST Reference Design System Simplifies H.264 Video Compression Evaluation and Analysis

Woodcliff Lake, NJ, May 25, 2010 — Electronic system design engineers who need to understand and evaluate H.264 video encoding now have a quick, cost-effective, ready-to-run tool for doing just that. 

The H.264 Video Encoding Reference Design System from semiconductor intellectual property (IP) provider CAST, Inc. combines multiple hardware functions and essential software in a pre-integrated, well-documented package. The System is available now, running in either Altera or XIlinx FPGAs on commercial prototyping boards.

http://www.cast-inc.com/reference-designs/h264-ref/index.html

The heart of the system is the H264-E Encoder Core developed by Alma Technologies S.A. This core produces high quality compressed video at up to 1080p resolution and 30 frames per second. It uses an efficient Baseline Profile architecture, and processes video with less latency and fewer hardware resources than many competing cores. 

The H264-REF System also includes a PCI Express Endpoint Controller Core, an H.264 Multimedia Interface Core, and an appropriate DDR Memory Controller Core.

Custom H264-REF software provides a graphical user interface that makes it easy to control H.264 encoding parameters such as the target quality level or a constant bit rate requirement. The GUI also helps manage workflow details like input and output clip specification. The system includes additional drivers and other software to make it ready to run as delivered.

The cores are implemented in either Altera or Xilinx FPGA systems: the Altera Stratix IV GX FPGA Development Kit includes a fast grade Stratix IV silicon device, and the V5 TAI Logic Module Virtual FPGA Prototyping System from S2C, Inc. includes a fast Virtex-5 device.

CAST has been offering H.264 IP cores for over five years as part of one of the broadest available multimedia IP product lines. 

“The H264-REF System satisfies two customer needs we’ve frequently seen,” said Bill Finch, senior vice president. “Many products require H.264 video encoding, but designers have little or no experience with this complex compression technology, and need an easy platform for learning and experimentation. Moreover, any designer considering H.264 IP should evaluate the actual core with multiple samples of their own video material, in an environment where they can replicate the conditions anticipated for their system.”

The H264-REF system was recently licensed by CARERI, the Chinese Aeronautical Radio Electronics Research Institute, for use in the CAST IP Joint Lab established at CARERI’s facility in Shanghai, China. 

A new JPEG 2000 Reference Design System will soon join the H264-REF, using the same platform to bring similar evaluation and analysis benefits to this complex image compression standard. 

To see a live demonstration of the H264-REF system, visit CAST at DAC, the Design Automation Conference in Anaheim, CA, June 13-15, 2010, booth 521. For more information, please visit or contact CAST: www.cast-inc.comsales@cast-inc.com, +1 202.392.8300

Leave a Reply

CAST Reference Design System Simplifies H.264 Video Compression Evaluation and Analysis

Woodcliff Lake, NJ, May 25, 2010 — Electronic system design engineers who need to understand and evaluate H.264 video encoding now have a quick, cost-effective, ready-to-run tool for doing just that. 

The H.264 Video Encoding Reference Design System from semiconductor intellectual property (IP) provider CAST, Inc. combines multiple hardware functions and essential software in a pre-integrated, well-documented package. The System is available now, running in either Altera or XIlinx FPGAs on commercial prototyping boards.

http://www.cast-inc.com/reference-designs/h264-ref/index.html

The heart of the system is the H264-E Encoder Core developed by Alma Technologies S.A. This core produces high quality compressed video at up to 1080p resolution and 30 frames per second. It uses an efficient Baseline Profile architecture, and processes video with less latency and fewer hardware resources than many competing cores. 

The H264-REF System also includes a PCI Express Endpoint Controller Core, an H.264 Multimedia Interface Core, and an appropriate DDR Memory Controller Core.

Custom H264-REF software provides a graphical user interface that makes it easy to control H.264 encoding parameters such as the target quality level or a constant bit rate requirement. The GUI also helps manage workflow details like input and output clip specification. The system includes additional drivers and other software to make it ready to run as delivered.

The cores are implemented in either Altera or Xilinx FPGA systems: the Altera Stratix IV GX FPGA Development Kit includes a fast grade Stratix IV silicon device, and the V5 TAI Logic Module Virtual FPGA Prototyping System from S2C, Inc. includes a fast Virtex-5 device.

CAST has been offering H.264 IP cores for over five years as part of one of the broadest available multimedia IP product lines. 

“The H264-REF System satisfies two customer needs we’ve frequently seen,” said Bill Finch, senior vice president. “Many products require H.264 video encoding, but designers have little or no experience with this complex compression technology, and need an easy platform for learning and experimentation. Moreover, any designer considering H.264 IP should evaluate the actual core with multiple samples of their own video material, in an environment where they can replicate the conditions anticipated for their system.”

The H264-REF system was recently licensed by CARERI, the Chinese Aeronautical Radio Electronics Research Institute, for use in the CAST IP Joint Lab established at CARERI’s facility in Shanghai, China. 

A new JPEG 2000 Reference Design System will soon join the H264-REF, using the same platform to bring similar evaluation and analysis benefits to this complex image compression standard. 

To see a live demonstration of the H264-REF system, visit CAST at DAC, the Design Automation Conference in Anaheim, CA, June 13-15, 2010, booth 521. For more information, please visit or contact CAST: www.cast-inc.comsales@cast-inc.com, +1 202.392.8300

Leave a Reply

Saelig Debuts Bluetooth Wireless Serial Printer Adapter

Pittsford, NY, USA: Saelig Company, Inc. announces the availability of a printer-specific version of the world’s smallest Bluetooth Class 1 RS232 adapter – especially suited to POS applications, where the printer can be up to 100m distant. LM048SPA is designed to replace standard RS232 serial cables connected to printers made by manufacturers such as Casio, Toshiba, Star Micronics and Sharp, and includes the “out of paper” warning – a unique feature in the industry. Patented new firmware means that only LM048SPA adapters have authentic signal response with smooth dataflow, matching the performance of an actual RS232 Cable.

Tiny LM048SPA (34 mm x 36 mm x 13 mm) is factory-preset for communication at 19200/8/N/1, but these settings are easily changed using the provided utility software. This allows the flexibility to configure LM048SPA to any specific EPOS, POS, or printer application. LM048SPA supports serial baud rates of 4.8/9.6/19.2/38.4/57.6/115.2/230.4 Kbps. The added security of Bluetooth V2.0+EDR allows safe and secure wireless data transfer, with auto- connect authentication via pincode and “Non Discoverable Mode” activation. LM048SPA has an operating temperature range of -20°C to +75°C. FCC/CE/ RTTE-certified LM048SPA features a miniUSB socket, so it can be powered from an included 110V adapter or 5VDC at 90mA from USB port via a miniUSB-USB cable.

Currently endorsed by Star Micronics and Sharp (other major manufacturers following soon), LM048SPA offers unbeatable value and convenience and is available now under $79.00 each from Saelig Company Inc. Pittsford NY. For detailed specifications, free technical assistance, or additional information, please contact Saelig (toll-free in the US) 1-888-7SAELIG, via email: info@saelig.com, or visit www.saelig.com

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

What’s Driving Zephyr’s Momentum
In this episode of Chalk Talk, Brendon Slade from NXP and Amelia Dalton explore what Zephyr makes unique, how it compares to other RTOS options, and how its design philosophy enables developers to scale from simple prototypes to production-ready systems with confidence.
May 4, 2026
794 views